

1600A

LOGIC STATE FREE SCAN ANALYZER

NOT FOR COMMERCIAL PURPOSES

HAM-spirit on the Internet!

OPERATING AND SERVICE MANUAL

HEWLETT hp PACKARD

COLORADO SPRINGS DIVISION

HP 1600A

CERTIFICATION

The Hewlett-Packard Company certifies that this instrument was thoroughly tested and inspected and found to meet its published specifications when it was shipped from the factory. The Hewlett-Packard Company further certifies that its calibration measurements are traceable to the U.S. National Bureau of Standards to the extent allowed by the Bureau's calibration facility.

WARRANTY AND ASSISTANCE

This Hewlett-Packard product is warranted against defects in materials and workmanship. This warranty applies for one year from the date of delivery, or, in the case of certain major components listed in the operating manual, for the specified period. We will repair or replace products which prove to be defective during the warranty period provided they are returned to Hewlett-Packard. No other warranty is expressed or implied. We are not liable for consequential damages.

Service contracts or customer assistance agreements are available for Hewlett-Packard products that require maintenance and repair on-site.

C W&A 6/74

OPERATING AND SERVICE MANUAL

MODEL 1600A
LOGIC STATE ANALYZER

SERIAL NUMBERS

This manual applies directly to instruments with serial numbers prefixed 1533A.
With changes described in Section VII, this manual also applies to instruments with serial numbers prefixed 1510A.

HEWLETT-PACKARD COMPANY/COLORADO SPRINGS DIVISION
1900 GARDEN OF THE GODS ROAD, COLORADO SPRINGS, COLORADO, U.S.A.

Manual Part Number 01600-90903
Microfiche Part Number 01600-90803

PRINTED: SEPT 1975

SAFETY SUMMARY

The following general safety precautions must be observed during all phases of operation, service, and repair of this instrument. Failure to comply with these precautions or with specific warnings elsewhere in this manual violates safety standards of design, manufacture, and intended use of the instrument. Hewlett-Packard Company assumes no liability for the customer's failure to comply with these requirements.

GROUND THE INSTRUMENT.

To minimize shock hazard, the instrument chassis and cabinet must be connected to an electrical ground. The instrument is equipped with a three-conductor ac power cable. The power cable must either be plugged into an approved three-contact electrical outlet or used with a three-contact to two-contact adapter with the grounding wire (green) firmly connected to an electrical ground (safety ground) at the power outlet. The power jack and mating plug of the power cable meet International Electrotechnical Commission (IEC) safety standards.

DO NOT OPERATE IN AN EXPLOSIVE ATMOSPHERE.

Do not operate the instrument in the presence of flammable gases or fumes. Operation of any electrical instrument in such an environment constitutes a definite safety hazard.

KEEP AWAY FROM LIVE CIRCUITS.

Operating personnel must not remove instrument covers. Component replacement and internal adjustments must be made by qualified maintenance personnel. Do not replace components with power cable connected. Under certain conditions, dangerous voltages may exist even with the power cable removed. To avoid injuries, always disconnect power and discharge circuits before touching them.

DO NOT SERVICE OR ADJUST ALONE.

Do not attempt internal service or adjustment unless another person, capable of rendering first aid and resuscitation, is present.

USE CAUTION WHEN EXPOSING OR HANDLING THE CRT.

Breakage of the cathode-ray tube (CRT) causes a high-velocity scattering of glass fragments (implosion). To prevent CRT implosion, avoid rough handling or jarring of the instrument. Handling of the CRT shall be done only by qualified maintenance personnel using approved safety mask and gloves.

DO NOT SUBSTITUTE PARTS OR MODIFY INSTRUMENT.

Because of the danger of introducing additional hazards, do not install substitute parts or perform any unauthorized modification to the instrument. Return the instrument to a Hewlett-Packard Sales and Service Office for service and repair to ensure that safety features are maintained.

DANGEROUS PROCEDURE WARNINGS.

Warnings, such as the example below, precede potentially dangerous procedures throughout this manual. Instructions contained in the warnings must be followed.

WARNING

Dangerous voltages, capable of causing death, are present in this instrument. Use extreme caution when handling, testing, and adjusting.

SS 6/74

TABLE OF CONTENTS

TABLE OF CONTENTS (Cont'd)

LIST OF ILLUSTRATIONS

LIST OF ILLUSTRATIONS (Cont'd)

LIST OF TABLES



Figure 1-1. Model 1600A Logic State Analyzer

SECTION I

GENERAL INFORMATION

1-1. INTRODUCTION.

1-2. The Model 1600A Logic State Analyzer is designed to aid in the analyses of digital systems which depend on sequences of logic states to control their operation. The 1600A provides a functional display of ones and zeros in a tabular format of logic states with up to 16 variables in a digital system (up to 32 variables may be displayed when a Model 1607A Logic State Analyzer is used with the 1600A in the bus mode).

1-3. Tabular data is displayed in two tables of sixteen 16-bit words. Table A (left half of the CRT screen) is a display of A-memory data acquired from the circuit under test through the 1600A data input connectors. Table B (right half of the CRT screen) is a display of B-memory data (data transferred from A-memory by the STORE A→B pushbutton or Model 1607A input data when the 1600A is connected to 1607A using an I/O Interface Cable), or a display of the exclusive-OR of A-memory and B-memory data.

1-4. In map-display modes, the 1600A displays digital words (up to sixteen bits in length) as single dots whose location on the CRT screen identifies them uniquely. In the map mode, the 1600A can display up to 65 536 16-bit words (all possible states in a 16-bit state machine).

1-5. This manual contains installation and operating instructions, as well as maintenance information for the 1600A. Instrument specifications and procedures for verifying proper operation are included. Procedures are also included for adjusting the instrument to its performance specifications. Schematic diagrams, the theory of operation, and troubleshooting information are provided for use in maintaining the instrument.

1-6. This section of the manual contains performance specifications for the Model 1600A, and a list of the options available. It also lists accessories supplied with the 1600A and other accessories that are available. Instrument and manual identification information are also included.

1-7. SPECIFICATIONS.

1-8. Table 1-1 is a complete list of Model 1600A critical specifications that are controlled by tolerances. Table 1-2 contains general information that describes operating characteristics of the 1600A.

1-9. Any changes in specifications due to manufacturing, design, or traceability to the U.S. National

Table 1-1. Specifications

CLOCK AND DATA INPUTS

REPETITION RATE: 0 to 20 MHz.
INPUT RC: 40 kΩ ±3 kΩ shunted by ≤14 pF.
INPUT BIAS CURRENT: ≤30 μA.
INPUT THRESHOLD: TTL, fixed at approx +1.5 V; variable, ±10 Vdc.
MAXIMUM INPUT
Level: —15 to +15 Vdc.
Swing: 15 V peak from threshold.
MINIMUM INPUT
Swing: 0.5 V +5% of p-p threshold voltage.
Clock Pulse Width: 20 ns at threshold.
Data Pulse Width: 25 ns at threshold.
Data Setup Time: time data must be present prior to clock transition, 20 ns.
Hold Time: time data must be present after clock transition, 0 ns.

PATTERN AND DELAYED TRIGGER OUTPUTS

HIGH: ≥2 V into 50Ω (line driver interface).
LOW: <0.4 V into 50Ω (line driver interface).
PULSE DURATION
Delayed Trigger: approx 25 ns (RZ format) at 1 V level.
Pattern Trigger: approx 25 ns in RZ format at 1 V level with delay set to zero or off. With delay on and not set to zero, pattern trigger output starts on receipt of a pattern trigger signal and ends when the delay ends.

TRIGGER ARM INPUT

IMPEDANCE: 50Ω.
LEVEL: low state, 0 V to <0.4 V; high state, 2 V to <5 V.
PULSE WIDTH: 15 ns minimum at 1.5 V level.
ARMING CONDITIONS: if the arming pulse positive edge occurs <45 ns after a clock, triggering occurs on the same clock cycle that it is armed. If the arming pulse positive edge occurs >75 ns after a clock, triggering occurs on the next clock cycle.



Bureau of Standards will be listed on a manual change sheet included with this manual. The manual and manual change sheet supersede all previous information concerning specifications of the 1600A.

1-10. ACCESSORIES SUPPLIED.

1-11. The following accessories are supplied with the 1600A:

One Clock Probe, Model 10230B
Three Six-bit Data Probes, Model 10231B

1-12. ACCESSORIES AVAILABLE.

1-13. The following accessories are available for the 1600A:

10236A Six-inch Trigger Interface Cable
10237A Twelve-inch I/O Interface Cable

NOTE

The above listed cables are required to interface the Model 1600A with a Model 1607A in the bus mode.

1-14. INSTRUMENT AND MANUAL IDENTIFICATION.

1-15. Instrument identification by serial number is located on the rear panel. Hewlett-Packard uses a two-section serial number consisting of a four-digit prefix and a five-digit suffix, separated by a letter designating the country in which the instrument was manufactured. (A = U.S.A.; G = West Germany; J = Japan; U = United Kingdom.)

1-16. This manual applies to instruments with the serial numbers indicated on the title page. If changes have been made in the instrument since this manual was printed, a "Manual Changes" supplement supplied with the manual will define these changes. Be sure to record these changes in your manual. Backdating information in Section VII adapts the manual to instruments with serial numbers lower than that shown on the title page. Part numbers for the manual and the microfiche copy of the manual are also shown on the title page.

Table 1-2. General Information

DISPLAY RATE: variable from <200 ms to >5 s.
POWER: 100, 120, 220, 240 Vac; —10% +5%, 48 to 440 Hz; 120 VA max.
DIMENSIONS: see outline drawings.
WEIGHT: net, 12.7 kg (28 lb); shipping, 15,9 kg (35 lb).

OPERATING ENVIRONMENT
Temperature: 0°C to 55°C.
Humidity: up to 95% relative humidity at 40°C.
Altitude: to 4600 m (15 000 ft).
Vibration: vibrated in three planes for 15 min. each with 0.254 mm (0.010 in.) excursions, 10 to 55 Hz.



NOTES
1. DIMENSIONS ARE FOR GENERAL INFORMATION ONLY. IF DIMENSIONS ARE REQUIRED FOR BUILDING SPECIAL ENCLOSURES, CONTACT YOUR HP FIELD ENGINEER.
2. DIMENSIONS ARE IN MILLIMETERS AND (INCHES).

SECTION II

INSTALLATION

2-1. INTRODUCTION.

2-2. This section contains information and instructions necessary for installing and interfacing the Model 1600A. Included are initial inspection procedures, power and grounding requirements, installation instructions, and procedures for repacking the instrument for shipment.

2-3. INITIAL INSPECTION.

2-4. This instrument was carefully inspected both mechanically and electrically before shipment. It should be free of mars or scratches and in perfect electrical order upon receipt. To confirm this, the instrument should be inspected for physical damage incurred in transit. If the instrument was damaged in transit, file a claim with the carrier. Check for supplied accessories (listed in Section I) and test the electrical performance of the instrument using the performance test procedures outlined in Section V. If there is damage or deficiency, see the warranty in the front of this manual.

WARNING

Read the Safety Summary at the front of the manual before installing or operating the instrument.

2-5. POWER CORDS AND RECEPTACLES.

2-6. Figure 2-1 illustrates the standard configuration used for HP power cords. The HP part number directly above each drawing is the part number for an instrument power cord equipped with a connector of that configuration. If the appropriate power cord is not included with the instrument, notify the nearest HP Sales/Service Office and a replacement cord will be provided.

2-7. POWER REQUIREMENTS.

2-8. The Model 1600A can be operated from any power source supplying 100-, 120-, 220-, or 240-volts (—10 +5%), single phase, 48 to 440 Hz. Power dissipation is 120 VA maximum.

CAUTION

Instrument damage may result if the line-voltage selection switch is not correctly set for the proper input power source.



Figure 2-1. Power Cord Configurations

2-9. The instrument is normally set at the factory for 120-volt operation. The LINE SELECTOR slide switches on the rear panel select either 100-, 120-, 220-, or 240-volt operation. To check or change positions of the LINE SELECTOR switches, proceed as follows:

a. Verify that Model 1600A power cable is not connected to any input power source.

b. For 100- or 120-volt operation, set LINE SELECTOR switches to 100 V or 120 V and install 1-ampere fuse (HP Part No. 2110-0007) for F1.

c. For 220- or 240-volt operation, set LINE SELECTOR switches to 220 V or 240 V and install 0.6-ampere fuse (HP Part No. 2110-0016) for F1.

d. Reconnect power cable.

2-10. REPACKING FOR SHIPMENT.

2-11. If the instrument is to be shipped to a Hewlett-Packard Sales/Service Office for service or repair, attach a tag showing owner (with address), complete instrument serial number, and a description of the service required.

2-12. Use the original shipping carton and packing material. If the original packing material is not available, the Hewlett-Packard Sales/Service Office will provide information and recommendations on materials to be used.



FRONT VIEW



REAR VIEW

1. **CLOCK** nector.

2. **Q1, Q0 DATA** nectors

3. **PATTE** trigger triggeri

4. **DELAY** delayed

5. **TRIG** recogni

6. **TRIG E** Connec 1607A

7. **I/O PO** and co 1600A

8. **LOGIC** probes

9. **NO AR** has re second.

10. **NO CL** has no second.

11. **NO QU** has no than 0. DSPLY NO CL

12. **NO TR** has no second CLOCI

13. **DATA** has be withou

14. **INTEN**

15. **FOCUS**

16. **DISPL** time d update

INPUTS/OUTPUTS

1. **CLOCK INPUT.** Clocking signal input connector.

2. **Q1, Q0 INPUTS 15-12; DATA INPUTS 11-6; DATA INPUTS 5-0.** Monitored-data input connectors.

3. **PATTERN TRIG OUT.** Output connector for trigger pulse generated when input data meets triggering requirements.

4. **DELAYED TRIG OUT.** Output connector for delayed trigger pulse.

5. **TRIG ARM IN.** Input connector for trigger recognition arming signal.

6. **TRIG BUS.** Connector for trigger bus signal. Connect TRIG BUS to TRIG BUS on a Model 1607A only.

7. **I/O PORT.** Connector for bidirectional data and control signal interface cable between 1600A and an external device.

8. **LOGIC PROBE.** +5 V power connector for logic probes requiring less than 100 mA.

INDICATORS

9. **NO ARM.** Indicator light showing that 1600A has remained unarmed for more than 0.1 second.

10. **NO CLOCK.** Indicator light showing that 1600A has not received a clock for more than 0.1 second.

11. **NO QUAL.** Indicator light showing that 1600A has not received display qualifier for more than 0.1 second. NO QUAL is disabled when DSPLY/TRIG pushbutton is set to TRIG or NO CLOCK light is on.

12. **NO TRIG.** Indicator light showing that 1600A has not received a trigger for more than 0.1 second. NO TRIG is disabled if NO ARM, NO CLOCK or NO QUAL are lit.

13. **DATA HELD.** Indicator light showing that data has been displayed for more than 0.3 second without being updated.

DISPLAY

14. **INTENSITY.** Controls brightness of display.

15. **FOCUS.** Control for adjusting focus of display.

16. **DISPLAY TIME.** Control to adjust length of time display is retained on CRT before being updated in REPET and HALT A ≠ B modes.

17. **COLUMN BLANKING.** Control for blanking unused data columns on CRT display.

18. **LOGIC POS/NEG.** Matches sense of displayed characters to desired logic polarity. POS for positive logic (most positive level is 1), or NEG for negative logic (most negative level is 1).

19. **BYTE 4 BIT/3 BIT.** 4 BIT groups 16-bit word format into bytes of 4 bits each. 3 BIT groups 16-bit word format into bytes of 3 bits each with MSB left over.

20. **STORE A→B.** Control to load contents of A-memory into B-memory each time button is pushed. This control functions only when A-memory is displayed as a table.

DISPLAY MODE

21. **TABLE A.** Selects data stored in A-memory for display on left side of CRT screen.

22. **TABLE A & B.** Selects contents of both A-memory and B-memory for display.

23. **TABLE A & (A ⊕ B).** Selects contents of A-memory for display on left side of CRT screen and bit-by-bit exclusive-ORing of contents of A-memory and B-memory for display on right side of CRT screen with differences between A-memory and B-memory displayed as intensified ones.

24. **TABLE B.** Displays data stored in B-memory on right side of CRT screen.

25. **MAP NORM.** Selects vertical bits 15-10 and horizontal bits 7-2 of A-memory data for map display.

26. **MAP EXP.** Expands sector of NORM map selected by vertical bits 15 and 14, and horizontal bits 7 and 6 to full screen display with vertical bits 13-8 and horizontal bits 5-0 mapped on display.

SAMPLE MODE

27. **REPET.** With REPET selected, displayed data is updated every 200 ms to five seconds.

28. **HALT A ≠ B.** With HALT A ≠ B selected, whenever data in A-memory is different from data in B-memory, the 1600A goes into single-sample mode with data containing the difference displayed.

29. **SGL.** In SGL (single), data is acquired once and held until RESET is pressed.

MN BLANKING. Control for blanking l data columns on CRT display.

; POS/NEG. Matches sense of displayed :ters to desired logic polarity. POS for 'e logic (most positive level is 1), or NEG gative logic (most negative level is 1).

4 BIT/3 BIT. 4 BIT groups 16-bit word ; into bytes of 4 bits each. 3 BIT groups word format into bytes of 3 bits each ISB left over.

E A→B. Control to load contents of A-:y into B-memory each time button is l. This control functions only when A-:y is displayed as a table.

DISPLAY MODE

E A. Selects data stored in A-memory ;play on left side of CRT screen.

E A & B. Selects contents of both A-ry and B-memory for display.

E A & (A ⊕ B). Selects contents of A-ry for display on left side of CRT screen it-by-bit exclusive-ORing of contents of nory and B-memory for display on right f CRT screen with differences between nory and B-memory displayed as inten-ones.

E B. Displays data stored in B-memory on ;ide of CRT screen.

NORM. Selects vertical bits 15-10 and ntal bits 7-2 of A-memory data for map y.

EXP. Expands sector of NORM map ed by vertical bits 15 and 14, and hori-bits 7 and 6 to full screen display with al bits 13-8 and horizontal bits 5-0 map-ı display.

SAMPLE MODE

r. With REPET selected, displayed s updated every 200 ms to five seconds.

A ≠ B. With HALT A ≠ B selected, when-lata in A-memory is different from data memory, the 1600A goes into single-e mode with data containing the dif-e displayed.

In SGL (single), data is acquired once eld until RESET is pressed.

30. **RESET.** RESET causes 1600A to return immediately to the beginning of a data acquisition cycle.

TRIGGER MODE

31. **DELAY.** DELAY sets number of display-qualified clock pulses the displayed data and delayed trigger pulse are delayed from trigger word.

32. **DELAY ON/OFF.** Turns delay generator on or off. OFF position has the same effect as setting all DELAY thumbwheels to zero.

33. **START DSPL.** When selected, trigger word is first (top) displayed word with following 15 qualified words displayed below (DELAY off).

34. **END DSPL.** When selected, trigger word is last (bottom) word displayed with preceding 15 qualified words displayed above (DELAY off).

35. **NORM/ARM.** In ARM position, trigger recognition circuit cannot produce a trigger until armed by a positive-going transition on TRIG ARM input. In NORM position, a trigger is produced any time trigger word and qualifier conditions are met.

36. **LOCAL/BUS.** In LOCAL position, 1600A will trigger whenever incoming data meets 1600A local triggering requirements. In BUS position, a trigger is generated only when incoming data on both bussed instruments match settings of their combined triggering requirements.

37. **OFF/WORD.** In table display modes, OFF position (out) disables TRIGGER WORD switches (equivalent to placing all TRIGGER WORD switches in off position). In map display modes, OFF position removes cursor (map locator) from CRT screen and allows only upper left sector (LOGIC set to POS) or lower right sector (LOGIC set to NEG) of map to be expanded. OFF/WORD has no effect on qualifier channels.

38. **TRIGGER WORD-MAP LOCATOR.** Control switches for selecting trigger word in table display modes or for locating cursor on CRT screen in map display modes. OFF is a "don't care" position in table display modes and a LO position in map display modes. Switches select trigger word for PATTERN TRIG OUT and DELAYED TRIG OUT in both table and map display modes.

QUALIFIER

39. **DSPLY/TRIG.**
    a. DSPLY. Prohibits 1600A from displaying data or generating a trigger unless conditions set by Q0 and Q1 are true when clock edge occurs.
    b. TRIG a tr and (

40. **Q0, Q1.** that qua displaye a "don't

41. **THLD T**
    a. TTL. data
    b. VAR data +10 V

42. **SET.** Ac voltage (

43. **MEAS.** T old level.

44. **CLOCK.** Out posi In posit

45. **ASTIG.** spot.

46. **TRACE** play with

47. **X-POSIT** tion of di

48. **X-GAIN.** display c

49. **Y-POSIT** of displa

50. **Y-GAIN.** play circ

51. **LINE.** M

52. **Line Lan**

53. **LINE SE** 100-, 120

54. **FUSE.** 1- operatio 240-Vac

55. **Power In**

Figure 3-1. Front- and Rear-Panel Controls, Connectors,

30. **RESET.** RESET causes 1600A to return immediately to the beginning of a data acquisition cycle.

TRIGGER MODE

31. **DELAY.** DELAY sets number of display-qualified clock pulses the displayed data and delayed trigger pulse are delayed from trigger word.

32. **DELAY ON/OFF.** Turns delay generator on or off. OFF position has the same effect as setting all DELAY thumbwheels to zero.

33. **START DSPL.** When selected, trigger word is first (top) displayed word with following 15 qualified words displayed below (DELAY off).

34. **END DSPL.** When selected, trigger word is last (bottom) word displayed with preceding 15 qualified words displayed above (DELAY off).

35. **NORM/ARM.** In ARM position, trigger recognition circuit cannot produce a trigger until armed by a positive-going transition on TRIG ARM input. In NORM position, a trigger is produced any time trigger word and qualifier conditions are met.

36. **LOCAL/BUS.** In LOCAL position, 1600A will trigger whenever incoming data meets 1600A local triggering requirements. In BUS position, a trigger is generated only when incoming data on both bussed instruments match settings of their combined triggering requirements.

37. **OFF/WORD.** In table display modes, OFF position (out) disables TRIGGER WORD switches (equivalent to placing all TRIGGER WORD switches in off position). In map display modes, OFF position removes cursor (map locator) from CRT screen and allows only upper left sector (LOGIC set to POS) or lower right sector (LOGIC set to NEG) of map to be expanded. OFF/WORD has no effect on qualifier channels.

38. **TRIGGER WORD-MAP LOCATOR.** Control switches for selecting trigger word in table display modes or for locating cursor on CRT screen in map display modes. OFF is a "don't care" position in table display modes and a LO position in map display modes. Switches select trigger word for PATTERN TRIG OUT and DELAYED TRIG OUT in both table and map display modes.

QUALIFIER

39. **DSPLY/TRIG.**
    a. DSPLY. Prohibits 1600A from displaying data or generating a trigger unless conditions set by Q0 and Q1 are true when clock edge occurs.
    b. TRIG. Prohibits 1600A from generating a trigger unless conditions set by Q0 and Q1 are true.

40. **Q0, Q1.** Control switches for setting pattern that qualifier bits must match for data to be displayed or trigger to be generated. OFF is a "don't care" position.

THRESHOLD

41. **THLD TTL/VAR.**
    a. TTL. Sets input threshold of clock and data probes to +1.5 V.
    b. VAR. Allows input threshold of clock and data probes to be varied from —10 V to +10 V.

42. **SET.** Adjustment for probe input threshold voltage over range of ±10 V.

43. **MEAS.** Test point for monitoring SET threshold level.

44. **CLOCK.** Selects clock transition triggering. Out position selects positive-going transition. In position selects negative-going transition.

CRT ADJUSTMENTS

45. **ASTIG.** Adjustment for roundness of writing spot.

46. **TRACE ALIGN.** Adjustment for aligning display with horizontal graticule.

47. **X-POSITION.** Adjustment for horizontal position of display.

48. **X-GAIN.** Adjustment for gain of horizontal display circuitry output.

49. **Y-POSITION.** Adjustment for vertical position of display.

50. **Y-GAIN.** Adjustment for gain of vertical display circuitry output.

POWER

51. **LINE.** Model 1600A line power switch.

52. **Line Lamp.** Lights when line power is on.

53. **LINE SELECTOR.** Slide switches for selecting 100-, 120-, 220-, or 240-Vac line operation.

54. **FUSE.** 1-A time-delay fuse for 100- or 120-Vac operation, 600-mA time-delay fuse for 220- or 240-Vac operation.

55. **Power Input.** Power cable connector.

Figure 3-1. Front- and Rear-Panel Controls, Connectors, and Indicators

SECTION III

OPERATION

3-1. INTRODUCTION.

3-2. This section contains an explanation of the Model 1600A operating controls, modes of operation, operator's checks and adjustments, and operating instructions for most applications.

3-3. CONTROLS AND CONNECTORS.

3-4. Figure 3-1 shows the 1600A front and rear panels and provides functional descriptions of operating controls, connectors, and indicators.

3-5. CLOCK, DATA, AND QUALIFIER INPUTS.

3-6. Clock, data and qualifier inputs to the 1600A are supplied by monitor probes which connect to the front-panel clock and data input connectors. Each monitor probe comprises connecting devices and buffer amplifier-comparators. Input threshold levels for the buffer amplifier-comparators are supplied by the 1600A. One clock probe and three six-channel data probes are required to operate the 1600A. Refer to the operating and service literature supplied with the probes for further information.

3-7. DISPLAY MODES.

3-8. TABLE DISPLAYS. The Model 1600A has four table display modes; A, A & B, A & (A⊕B), and B. In the table formats, the 1600A displays ones and zeros in one or two tables consisting of sixteen 16-bit words each. Table A (left half of the CRT screen) is a display of A-memory data acquired from the circuit under test through the 1600A data input connectors. Table B (right half of the CRT screen) is a display of B-memory data (data transferred from A-memory by STORE A→B or Model 1607A input data when the 1600A is connected to a Model 1607A using a Model 10237A I/O Interface Cable), or a display of the exclusive-OR of A data and B data.

3-9. In display modes where table A is displayed, the STORE A→B pushbutton duplicates the contents of A-memory in B-memory. This feature allows table B to be used as a reference field enabling analysis on a comparison basis. When the 1600A is connected to a 1607A through the I/O interface cable, STORE A→B is disabled and table B becomes an active display of Model 1607A input data.

3-10. With A & (A⊕B) selected, table B displays the bit-by-bit exclusive-OR of A-memory with B-memory. Bit differences are displayed as intensified ones and bit correlation is displayed as zeros.

3-11. Partial Displays. The partial-display mode permits display of less than 16 words and allows viewing of data as it is single-stepped into the 1600A. The 1600A will go into a partial-display mode any time the display qualifier rate is less than approximately 30 bits/second. A slow display qualifier rate can be either a low-frequency clock or a high-frequency clock with infrequent display qualification. In the partial-display mode, the 1600A displays data words on the CRT as they are received, not waiting until a complete 16-word data block is in memory.

3-12. In START DSPL, the CRT is blanked until the trigger word is found. The trigger word is then displayed and the following words are added to the display with subsequent clocks. In END DSPL, data words are displayed as they are acquired. After 16 words are displayed, each additional clock shifts the display up one word until the trigger word is displayed. The trigger word is intensified and the display is held for the length of time set by DISPLAY TIME. When A & (A⊕B) is selected both tables are incremented together in partial-display operation.

3-13. MAP DISPLAYS. The map display provides an overview of A-memory with data words displayed as dots on the CRT screen. All possible states in a 16-bit state machine (up to 65 536 16-bit words) can be displayed in the map mode. In the map display mode, the 1600A acquires data randomly, i.e., in a free-run sample mode. However, the pattern- and delayed-trigger outputs function the same in map display modes as they do in table display modes. The DSPLY qualifier mode can be used in map to selectively map input data. In map display modes, the 1600A requires repetitive input data with a clock rate or display qualifier rate greater than 100 kHz. At clock rates less than 100 kHz, it is possible that some logic states may not be displayed.

3-14. The position of each dot on the CRT screen uniquely identifies its address or state value. The eight most-significant bits of a 16-bit word determine its vertical position on the CRT screen and the eight least-significant bits determine the horizontal position of the word. The all-zero state is displayed in the upper-left corner of the screen and the all-ones state is displayed in the lower-right corner of the screen (POS logic).

3-15. The intensity of a dot indicates the relative frequency of occurrence of that logic state. The vector

traced between dots indicate direction of logic flow in the machine. The brightened or intensified end of the vector indicates the "go to" state. The vectors are non-linear so that when logic flow occurs in opposite directions between two logic states, the vectors will not overlap and obscure useful information. Figure 3-2 shows a typical map display.



Figure 3-2. Map Display

3-16. NORM/EXP. With NORM selected, the six most-significant vertical bits (bits 15-10) and the six most-significant horizontal bits (bits 7-2) of a data word are mapped on the CRT. In EXP, the sector of the NORM map selected by the two most-significant vertical bits (bits 15 and 14) and the two most-significant horizontal bits (bits 7 and 6) is expanded to full screen. The six least-significant vertical bits (bits 13-8) and the six least-significant horizontal bits of the input data words are mapped on the display in EXP. EXP provides a X4 magnification of the expanded NORM map sector.

3-17. CURSOR. In map mode, the TRIGGER WORD switches control the location of a cursor (a zero displayed on the CRT screen). In NORM, the cursor is used to select one of 16 sectors to be expanded in EXP. TRIGGER WORD switches 15 and 14 control vertical sector selection; switches 7 and 6 control horizontal sector selection (see figure 3-3). The sector containing the cursor is expanded in EXP. In EXP, the cursor can be used to select a specific state to be the trigger word in a table display. The cursor is positioned about a single dot using the six least-significant vertical and the six least-significant horizontal TRIGGER WORD switches. The setting on the switches give the address or state of the selected dot. Selecting one of the table modes where table A is displayed returns the 1600A to a table display with the selected logic state becoming the trigger word.



Figure 3-3. Expanded Map Sector Selection

NOTE

Changing the setting of the two most-significant vertical or two most-significant horizontal TRIGGER WORD switches while in EXP will cause a different sector of the NORM map to be displayed.

3-18. SAMPLE MODES.

3-19. In the repetitive (REPET) sampling mode displayed data is periodically updated approximately every 200 milliseconds to five seconds depending on the setting of the DISPLAY TIME control. In the single-shot (SGL) sampling mode new data is not displayed until the RESET button is pushed. Then new data is acquired and displayed until RESET is pushed again.

NOTE

If control settings are changed in SGL mode, the intensified word may not necessarily be the trigger word.

3-20. In the HALT A ≠ B mode, data is repetitively acquired and displayed as long as the data in A- and B-memories are the same. Whenever the data stored in A-memory differs from the data stored in B-memory, the 1600A locks in a display cycle. The 1600A then displays the acquired data until reset. Data acquisition is resumed when RESET is pushed or REPET is selected. HALT A ≠ B functions only in modes where table A is displayed. This sample mode frees the operator from watching for very infrequent or intermittent logic sequence errors.

3-21. TRIGGER MODES.

3-22. START DISPLAY. IN START DSPL, the triggering word (the input data word matching the TRIGGER WORD settings) is positioned at the top of the display with the next 15 input data words positioned in order below the triggering word when zero delay is selected.

3-23. END DISPLAY. In END DSPL, the 15 input data words preceding the triggering word are displayed in order from the top of the display with the triggering word positioned at the bottom when zero delay is selected.

3-24. DELAY. With DELAY ON/OFF in the ON position any 16-word data block from 0 to 99 999 qualified input clock pulses following the triggering word can be selected for display. In START DSPL, DELAY sets the number of qualified clock pulses the first displayed word is delayed from the trigger word. In END DSPL, DELAY sets the number of qualified clock pulses the last displayed word is delayed from the trigger word. In either mode, DELAY sets the number of qualified clock pulses the DELAYED TRIG OUT pulse is delayed from the trigger word. Setting DELAY ON/OFF to OFF is equivalent to setting all DELAY thumbwheels to zero.

3-25. NORM/ARM. In NORM position, a trigger is produced any time the 1600A trigger word and qualifier conditions are met. In ARM position, the 1600A trigger generator cannot produce a trigger pulse until it has been armed by a positive-going transition on the TRIG ARM input. NORM/ARM permits selection of a trigger point that is dependent upon previously specified conditions (sequential triggering). EXAMPLE: The TRIG ARM input could be the PATTERN TRIG OUT or DELAYED TRIG OUT pulse from another Model 1600A or a Model 1607A.

3-26. LOCAL/BUS. In LOCAL position, the 1600A will trigger whenever the incoming data meets 1600A triggering requirements. In BUS position, a trigger is generated only when the incoming data on both instruments connected to the trigger bus match the settings of their respective TRIGGER WORD switches. This feature allows a 1600A and a 1607A to be bussed together to form up to a 32-bit-wide trigger (36-bits wide with TRIG qualification selected) enabling larger word-size machines to be analyzed.

3-27. QUALIFIER MODES.

3-28. Display qualification prohibits the 1600A from recognizing any clock input unless the conditions set by Q0 and Q1 are true. On bus structures where data is being multiplexed such as in computers or microprocessors, display qualification permits selective viewing of data by ignoring unqualified clock edges. Trigger qualification prohibits the 1600A from generating a trigger unless the conditions set by Q0 and Q1 are true. With trigger qualification, Q0 and Q1 become two additional undisplayed channels, i.e., the trigger word becomes 18 bits wide.

3-29. When the DSPLY/TRIG switch is set to DSPLY, the 1600A will display only that data that is properly qualified when a clock occurs. When TRIG is selected, the instrument triggers on an 18-bit trigger word.

3-30. PATTERN TRIG OUT/DELAYED TRIG OUT.

3-31. PATTERN TRIG OUT and DELAYED TRIG OUT provide 50-ohm-compatible trigger outputs. PATTERN TRIG OUT provides a pulse when the Model 1600A input data meets triggering requirements. The PATTERN TRIG OUT pulse remains high until the delay generator produces a pulse on DELAYED TRIG OUT. DELAYED TRIG OUT is delayed from PATTERN TRIG OUT by the number of display-qualified clock pulses selected by the DELAY thumbwheels. With zero delay selected, the pattern trigger is an RZ pulse approximately 25 nanoseconds wide.

3-32. DISPLAY FEATURES.

3-33. The following controls enable the 1600A operator to select the most usable display for his application.

3-34. DISPLAY TIME. The DISPLAY TIME control determines the length of time a given 16-word data block is displayed on the CRT before being updated by new input data. The time between data block updates can be set from approximately 200 ms (full ccw) to approximately five seconds (full cw). DISPLAY TIME is used to reduce display flicker at low data acquisition rates.

3-35. COLUMN BLANKING. The COLUMN BLANKING control is adjusted to eliminate unused vertical columns on the display. Blanking begins with the most-significant-bit column. The least-significant bit cannot be blanked. EXAMPLE: When monitoring a series of eight-bit data words, the eight unused vertical columns can be removed from the CRT display by adjustment of COLUMN BLANKING.

3-36. LOGIC NEG/POS. The POS position (out) causes the most positive input voltage level to be displayed as a one, and the most negative level to be displayed as a zero. In NEG (in position), the most negative input level is displayed as a one, and the most positive level is displayed as a zero.

3-37. BYTE 4 BIT/3 BIT. In the 4 BIT (BCD or hexadecimal format) position (out) display data is arranged into four-bit bytes. In the 3-BIT (octal format) position (in) display data is arranged into three-bit bytes with the MSB left over.

3-38. BUS OPERATION.

NOTE

A 10236A Trigger Interface Cable and a 10237A I/O Interface Cable are required to bus the 1600A with a Model 1607A.

3-39. There are two buses in the 1600A and 1607A. The trigger bus (TRIG BUS) is used to expand triggering capability and the I/O bus (I/O PORT) is used to transfer and control display information. Figure 3-4 shows a Model 1600A and a Model 1607A configured for bus operation.

3-40. TRIGGER BUS. The trigger bus permits the 1600A and a Model 1607A to be connected together to form a 32-bit trigger word. With TRIG qualification selected on both instruments, the trigger bus allows trigger words up to 36-bits wide. Trigger bus operation is controlled by the LOCAL/BUS switch. In LOCAL, the instrument will trigger whenever the monitored data meets the instrument's local triggering and qualification requirements, regardless of the status of the other instrument on the bus. With LOCAL/BUS set to BUS, the instrument will generate a trigger only when data monitored by both instruments is in agreement with their composite trigger-word and qualification requirements. When the trigger bus cable is disconnected, the 1600A functions in the local mode regardless of the LOCAL/BUS switch setting.

3-41. I/O BUS. When the 1600A and 1607A are connected together with the I/O interface cable, they automatically go into I/O bus operation. In I/O bus operation, the combined instruments perform as a 32-bit logic state analyzer with table A data provided by the 1600A and table B provided by the 1607A. STORE A→B is disabled in I/O bus operation.

3-42. With the I/O bus connected, the combined instruments can be operated with either a single clock or two independent clocks. Using a single clock, the 1600A can display one table of sixteen 32-bit words or two tables of sixteen 16-bit words each. Thirty-two sequential 16-bit words can be displayed by setting LOCAL/BUS on both instruments to LOCAL and triggering the 1607A on the word occuring 16 clock pulses after the 1600A trigger word. With dual-clock operation, "handshake" operations between two independent machines can be observed on the same display with 16 channels devoted to each machine and independent clocks for each machine.

NOTE: DATA IS TRANSFERRED BETWEEN INSTRUMENTS ON MODEL 10237A DATA INTERFACE CABLE REGARDLESS OF LOCAL/BUS SWITCH POSITION.



A. TRIGGER BUS OPERATION SETUP

B. I/O BUS OPERATION SETUP

1600A-028A
CHANGED 6-75

CONNECT MODEL 10236A TRIGGER INTERFACE CABLE BETWEEN TRIG BUS CONNECTORS ON INSTRUMENT FRONT PANELS

CONNECT MODEL 10237A I/O INTERFACE CABLE BETWEEN I/O PORT CONNECTORS ON INSTRUMENT REAR PANELS.

Figure 3-4. Model 1600A/1607A Bus Configuration

3-43. BUS OPERATING MODES. Table 3-1 provides a summary of the operating modes a available when the 1600A and 1607A are operated in the bus configuration. Either single or dual clocks can be used with any of operating modes listed.

3-44. FRONT-PANEL CONTROLS. The 1600A and 1607A controls and indicators function in the same manner in I/O bus operation as they do when the instruments are operated separately with the following exception: The 1600A DISPLAY TIME controls both instruments in the bus mode. Both completed tables must be displayed for the time set by DISPLAY TIME before they can be reset. With dual-clock operation, it is possible for one table to be displayed for an extended period of time while waiting for the other table to be completed. Upon completion of the second table, both tables are displayed for the time set by DISPLAY TIME before another data acquisition cycle begins.

3-45. RESET. As shipped from the factory, the 1600A RESET pushbutton controls only the 1600A. If it is desirable to control both the 1600A and the 1607A with the 1600A RESET, the 1607A may be modified by the user to accomplish this. A detailed procedure is provided in Section V of the Model 1607A Operating and Service Manual.

3-46. 32-BIT WORD DISPLAY. The 1600A displays two 16-bit wide tables in the A & B and A & (A⊕B) modes as shipped from the factory. If it is desirable to display one 32-bit wide table on the CRT in proper octal format (ten 3-bit bytes with the two MSB left over), see the procedure for modifying the 1600A provided in Section V.

3-47. OPERATOR'S CHECKS AND ADJUSTMENTS.

3-48. Before operating the 1600A (see figure 3-5), perform preoperational procedure (steps a through u) as follows:

NOTE

Clock and data probes need not be connected for this procedure.

a. Set Model 1600A controls as follows:

POWER ..... OFF
TRIGGER WORD - MAP LOCATOR..... all switches OFF
Sample Mode ..... SGL
Display Mode ..... A & B
COLUMN BLANKING ..... full CCW
WORD..... ON
Trigger Mode ..... START DSPL
DELAY ON/OFF..... OFF
All Other Pushbuttons ..... out position

b. Apply Power. Display should show two 16-word tables of ones and zeros with first word in table A intensified.

c. Select A display mode. Observe that table A remains displayed and table B blanks.

Table 3-1. Model 1600A/Model 1607A Bus Modes

I/O BUS	TRIGGER BUS	LOCAL/BUS SETTING		MODEL 1600A TABLE DISPLAY		TRIGGER REQUIREMENTS (TRIGGER WORD MATCH)	
		MODEL 1600A	MODEL 1607A	A	B	MODEL 1600A	MODEL 1607A
No	Yes	LOCAL	BUS	1600A Data	Stored Data	1600A Word Only	1600A•1607A
No	Yes	BUS	LOCAL	1600A Data	Stored Data	1600A•1607A	1607A Word Only
No	Yes	BUS	BUS	1600A Data	Stored Data	1600A•1607A	1600A•1607A
Yes	Yes	LOCAL	BUS	1600A Data	1607A Data	1600A Word Only	1600A•1607A
Yes	Yes	BUS	LOCAL	1600A Data	1607A Data	1600A•1607A	1607A Word Only
Yes	Yes	BUS	BUS	1600A Data	1607A Data	1600A•1607A	1600A•1607A
Yes	Yes	LOCAL	LOCAL	1600A Data	1607A Data	1600A Word Only	1607A Word Only
Yes	No	NA*	NA*	1600A Data	1607A Data	1600A Word Only	1607A Word Only

*NA = Not Applicable



Figure 3-5. Model 1600A Operating Procedure (Sheet 1 of 2)



Figure 3-5. Model 1600A Operating Procedure (Sheet 2 of 2)

d. Select B display mode. Observe that table A blanks and table B is displayed.

e. Select A & (A ⊕ B). Observe that both tables are displayed, and table B displays intensified ones where A-memory and B-memory data differ. (If A- and B-memory data are the same, table B will display all zeros.

f. Press STORE A→B. Observe that table B displays all zeros.

g. Select A & B display mode. Observe that table A and table B are identical.

h. Select NORM map display. Observe that intensified dots with inter-connecting lines are displayed on CRT screen. An oval (cursor) will be displayed in upper left corner with OFF/WORD in WORD position (in).

i. Verify that TRIGGER WORD switches 2 through 7 will move cursor horizontally and TRIGGER WORD switches 10 through 15 will move cursor vertically.

j. Use TRIGGER WORD switches to locate cursor on intensified dot or dots and depress map EXP.

k. Switch two least-significant vertical and horizontal TRIGGER WORD switches (bits 0, 1 and 8, 9) to locate cursor about one of intensified dots.

l. Set display mode to table A & B.

m. Set BYTE to 3 BIT and observe that display format changes from four-bit bytes to three-bit bytes.

n. Set LOGIC to NEG and observe that all zeros change to ones, and that all ones change to zeros.

o. Rotate COLUMN BLANKING cw and observe that vertical columns are blanked starting with most significant bit (MSB).

p. Rotate COLUMN BLANKING fully cw and observe that least-significant bit (LSB) column remains on CRT.

q. Rotate COMUMN BLANKING fully ccw.

r. Set trigger mode to START DSPL and observe that first word is intensified.

s. Set Trigger Mode to END DSPL and observe that last word is intensified.

t. Set DELAY ON/OFF to ON. Observe that setting DELAY thumbwheels from 0 to 15 will move intensified word on display. Observe that intensified word is not displayed for delays greater than 15.

u. Perform operating procedure as provided in figure 3-5.

SECTION IV

PRINCIPLES OF OPERATION

4-1. INTRODUCTION.

4-2. This section of the manual is divided into two major parts: (1) a functional description of the Model 1600A based on a simplified instrument algorithm and detailed algorithms of the major functions of the 1600A, and (2) a detailed circuit description based on functional block diagrams and schematics.

4-3. BASIC INFORMATION.

4-4. The following paragraphs explain logic conventions that are used in describing the 1600A principles of operation.

4-5. LOGIC STATES. The terms HI and LO describe the output states of logic circuit elements. HI indicates the most positive dc level and LO indicates the most negative dc level produced by a given circuit element.

4-6. LOGIC CIRCUITRY. Most integrated circuits in the Model 1600A are in the TTL (transistor-transistor logic) and CMOS (complementary metal-oxide semiconductor) families of digital devices. A LO output from a TTL device is $\leq$+0.4 V and a HI output is $\geq$+2.5 V. A LO output from a CMOS device in the Model 1600A is approximately 0 V, and a HI output is approximately +5.0 V.

4-7. MNEMONICS. A mnemonic is a letter designator (term) that describes the active state and function of a signal line. A prefix letter (H, L, P or N) indicates the active state of the signal and the remaining letters indicate its function. An H prefix indicates the function is active in the HI state and an L prefix indicates the function is active in the LO state. For edge-controlled devices, the prefix P indicates the function is active on the positive-going transition, and the prefix N indicates the function is active on the negative-going transition.

4-8. Mnemonic functional definitions and points of origin are listed alphabetically in the mnemonics table at the end of this section.

4-9. FUNCTIONAL DESCRIPTION.

4-10. Figure 4-1 presents the functional sequence of events which occur within the 1600A. The 1600A alternates between a data acquisition cycle and a display cycle.

4-11. During the data acquisition cycle, each word of input data is temporarily stored before being loaded into the memory. In the table display modes, input data (after temporary storage) is compared with the front-panel TRIGGER WORD switch position. When an input word meets the selected trigger and qualifier conditions, the 1600A performs a data acquisition algorithm. In map display modes, the 1600A performs the data acquisition algorithm whenever display qualifier conditions are met. Operation of the data acquisition algorithm is determined by the display and trigger modes selected. The algorithm controls memory loading and determines when gathered data is ready for display. When all algorithmic requirements are satisfied, HDR occurs. The occurrence of HDR transfers the 1600A into a display cycle.

4-12. The display cycle begins with the occurrence of HDR. Information stored in memory during the previous data acquisition cycle is read out and displayed one word at a time, beginning with table B. At the end of each displayed word, the 1600A increments to the next data word position on the CRT. This process continues until the end of the sixteenth displayed word. At the end of the sixteenth word, the 1600A switches from table B to table A and displays the 16 words of table A. When table A is completed, the 1600A checks the SAMPLE MODE selected and the DISPLAY TIME control setting to determine if new data is required. If new data is not required, the display cycle repeats. If new data is required, LRST occurs. The occurrence of LRST transfers the 1600A into a data acquisition cycle. Pressing RESET generates LRST regardless of where the machine is in the algorithm.

4-13. DIGITAL DELAY AND TRIGGER GENERATOR. Functional operation of the digital delay and trigger generator circuitry is shown in figure 4-2. The AND of trigger word recognition with qualifier recognition and LΔT produce HBTRG and HLTRG. HBTRG and HLTRG are applied to the bus and local flip-flops.

4-14. The bus and local flip-flops are enabled by LARM and HARM from the trigger arm flip-flop. When ARM trigger mode is selected, an external arming signal is required to clock LARM and HARM true. When NORM trigger mode is selected, LARM and HARM are held in the true state. With LARM and HARM true, the occurrence of HBTRG and HLTRG force the $\overline{Q}$ outputs of the bus and local flip-flops HI, generating HB and HL. HB and HL enable the delay generator. The AND of HB and HL generates the pattern trigger output (PT). If HB is false (bus flip-flop not set), the local and arm flip-flops are cleared and the 1600A waits for the next trigger word.



Figure 4-1. Functional Sequence of Events



Figure 4-2. Digital Delay/Trigger Generator Algorithm

4-15. Once enabled, the delay generator counts out the delay (set on DELAY thumbwheels). When the delay is complete, HDC goes true. The AND of HDC with HB and HL (HDC•HB•HL) generates the delayed trigger output (DT). In addition, HDC is used to clear the local, arm, and bus flip-flops. LRST resets the delay and trigger generators at the beginning of a data acquisition cycle. In map display modes, LRST's to the digital delay and trigger generator circuits are inhibited.

4-16. MEMORY INDEX AND CONTROL. Functional operation of the memory index and control circuit is shown in figure 4-3. This circuit controls the read and write functions of the memory and determines when a data acquisition cycle is complete.

4-17. When the start display mode is selected, occurrence of the trigger word and subsequent completion of the delay (HB•HL•HDC) set the start flip-flop. Outputs of the start flip-flop are LTRG and HTRG*. LTRG is inverted (HTRG) and is used as a control signal for the blanking cirucit in the display section. HTRG* enables the data index counter. Once enabled, the data index counter counts the number of words written into memory. When the data index counter reaches terminal count (16 words written into memory), HTC sets the end flip-flop. The end flip-flop generates HDR, initiating a display cycle.

4-18. When the end display mode is selected, HSTR is LO. This sets the start flip-flop, enabling the data index counter. When the data index counter reaches terminal count, HTC goes HI and remains in that state. Since the trigger word has not been detected, data words continue to refresh the memory with the current input data word being written into the bottom of memory and the oldest word being bumped out the top. When the trigger word is detected and the delay generator counts out, HB•HL•HDC•HTC sets the end flip-flop which generates HDR.

4-19. DISPLAY CYCLE. The Model 1600A provides two types of functional displays. The table display modes provide a display of ones and zeros in tabular format. The map display modes display each 16-bit data word as a single dot whose location on the CRT uniquely idnetifies it. Figure 4-4 shows functional operation of the display cycle in table display modes, and figure 4-5 shows functional operation of the display cycle in map display modes.

4-20. Table Display Algorithm. The table display algorithm is initiated by HDSPR. When HDSPR goes LO, the horizontal and vertical state counters are enabled. The vertical state counter addresses a particular 16-bit word in memory, while the horizontal state counter selects one of the 16 bits at a time to be written on the CRT. Once a complete word is displayed on the CRT, (horizontal state count = 16), the vertical state counter is incremented and the next word in memory is displayed.

4-21. At the end of word sixteen, the instrument checks HTAD. HTAD and HTBD determine whether A-memory or B-memory data is displayed. HTBD is the complement of HTAD. The 1600A first writes B-memroy data on the right half of the CRT screen (HTBD=1). The instrument then sets HTAD=1 and writes A-memory data on the left half of the CRT screen.

4-22. After both 16-word tables are displayed, LCRCL is set to zero. If the repetitive sample mode is selected, LCRCL clocks the repetitive reset circuit. If display time is complete; LRST is set to 0 and HDSPR is set to 1, initiating a data acquisition cycle. If display time is not complete, the instrument sets HTBD=1, increments the horizontal and vertical state counters, and repeats the display algorithm. If the instrument is in single sample mode, the display algorithm is repeated until the instrument is manually reset.

4-23. Map Display Algorithm. The map display algorithm is initiated by HGD. HGD=1 indicates that sixteen words of valid data are stored in A-memroy. When HGD is set to one, the vertical state counter is enabled. The vertical state counter addresses A-memory, reading out the sixteen bits of each data word in parallel. The 16 data bits are routed to D/A converters whose outputs drive the X and Y axes of the CRT. The eight most-significant data bits determine vertical deflection and the eight least-significant bits determine horizontal deflection of the CRT beam.

4-24. When all sixteen words in memory have been displayed (vertical state count =16), LCRCL is set to zero. LCRCL•HMAP writes the cursor on the CRT screen. LCRCL then initiates a data acquisition cycle and resets the display section (HDSPR=1).

4-25. RESET ALGORITHMS. At the end of a display cycle, the 1600A performs two reset algorithms. The data-acquisition reset algorithm resets the data acquisition section of the 1600A at the start of a data cycle. The display reset algorithm resets the display section at the end of a display cycle.

4-26. Data-acquisition Reset. (See figure 4-6.) Operation of the data acquisition reset algorithm is determined by the sample and display modes selected. When either REPET or HALT A ≠ B sample mode is selected, the 1600A performs a repetitive reset. In table display modes, the time between repetitive resets is controlled by DISPLAY TIME. DISPLAY TIME determines frequency of the repetitive-reset timer. When $\overline{HGD•LDSPR•LA{\neq}B}$ = 0, the repetitive-reset counter counts the outputs of the repetitive-reset timer. When the counter reaches terminal count (reset count = 16), the circuit waits for the positive edge of LCRCL. LCRCL sets LRST = 0 and starts a voltage ramp that is compared with a threshold set by the +12-volt unregulated ripple. When the voltage ramp exceeds the threshold, LRST is set to 1. The



Figure 4-3. Memory Index and Control Algorithm



Figure 4-4. Table Display Algorithm



Figure 4-5. Map Display Algorithm

comparison of the voltage ramp with the +12-volt unregulated ripple provides a randomly varying start time for the data acquisition cycle to prevent the reset rate from locking to a subharmonic of the clock from the system under test. This ensures that a different block of 16 words will be captured in each data acquisition cycle for display in the map modes.

4-27. If a map display mode is selected, the reset counter is preset to the terminal count state disabling control of repetitive reset by DISPLAY TIME. At the occurrence of HDR, the 16 data words stored in A-memory are displayed and then LCRCL is generated. LCRCL starts the randomizing voltage ramp and sets LRST to 0. When the ramp crosses threshold, the 1600A sets LRST to 1.

4-28. The reset algorithm is controlled by the RESET pushbutton on the front panel in the single sample mode. Pressing RESET will also cause a reset to occur in a repetitive sample mode. When RESET is pressed, HRSTR goes HI. HRSTR generates HMR* which sets up the data acquisition section for LRST. After 10 μs, HMR* goes LO. The trailing edge of HMR* generates HMRXT and LRST. HMRXT is routed to the I/O PORT where it can be used to reset a Model 1607A in I/O bus operation. LRST initializes another data acquisition cycle.

4-29. Display Reset. (See figure 4-7.) Operation of the display reset algorithm is determined by the display mode selected. HSA is HI when table A or a map is displayed. HSA enables the 1600A to reset the display section internally. With table A or a map display selected, LRST from the data acquisition reset circuit generates the display reset (LDSPR=0). In map display modes, LGD can also cause a display reset. Whenever there is invalid data in A-memory; LGD goes HI, generating LDSPR. This condition can occur at low clock rates when the Model 1600A is in the partial display mode.

4-30. HSB is HI when table B display is selected. HSB enables an external reset signal (LXDPR) to generate LDSPR whenever a Model 1607A is connected to the Model 1600A I/O bus (LXPG1=0). When both table A and table B are displayed, both HSA and HSB are HI.

4-31. DETAILED DESCRIPTION.

4-32. A block diagram of the Model 1600A is provided in figure 8-7. Heavy lines enclose circuitry contained on a specific schematic (bold-face number). The Model 1600A contains two major sections: a data acquisition section and a display section. The data acquisition section consists of the circuitry shown on schematics 3 through 11 and schematic 13. The display section consists of the circuitry shown on schematic 12 and schematics 14 through 22. The following paragraphs provide a detailed description of the circuitry contained in each block of the 1600A block diagram.

4-33. DATA INPUT. (See figure 4-8 and schematic 5.) Inputs to the 1600A are supplied by a clock probe and three data probes. The input threshold level for the clock and data probes is provided by the instrument threshold supply. With TTL selected, the threshold level is fixed at +1.5 V. With VAR selected, the threshold level is variable from —10 V to +10 V by VAR SET. Clock Select supplies two clock slope commands (SS and SI) to the clock probe. These commands, controlled by the CLOCK pushbutton, determine which transistion of the input clock signal transfers input data into the 1600A.

4-34. The clock probe supplies two buffered inputs; PCLK and NCLK. The leading-edge transitions of PCLK and NCLK are synchronous with data inputs from the data probes. When CLOCK is out ($\_\lceil$), the leading-edge transition of PCLK is a positive-going transition and the leading-edge transition of NCLK is a negative-going transition. With these conditions, data is clocked into the 1600A on the positive-going transition of the input clock signal. When CLOCK is in ($\rceil\_$), the leading-edge transition of PCLK is a negative-going transition and the leading-edge transition of NCLK is a positive-going transition. With CLOCK in, data is clocked on the negative-going transition of the input clock signal.

4-35. PCLK transfers input data into temporary storage and is used by the timing generator to derive the internal data-acquisition clocking signals. NCLK clocks the NO CLOCK indicator control logic.

4-36. TEMPORARY DATA STORAGE AND PATTERN RECOGNITION. (See schematic 7.) Input data from the data probes is applied to a series of D flip-flops for temporary storage. The temporary storage flip-flop outputs are the data word and its complement (T0 through T15 and $\overline{T0}$ through $\overline{T15}$, and the two qualifier bits and their complements (TQ0/TQ1 and $\overline{TQ0}/\overline{TQ1}$). The rising edge of PCLK loads new data into the temporary storage flop-flops. Outputs of the temporary storage flip-flops are connected to the pattern recognition gates and A-memory.

4-37. The patter recognition gates compare the TRIGGER WORD and QUALIFIER switch settings with the input data and qualifier lines. When a match occurs HBTRG and HLTRG (enabled by LΔT) are produced. HBTRG is wire ANDed with the trigger bus. Thus, all inputs to the bus must be high before HBTRG will rise above threshold. When DSPLY qualifier mode is selected, the pattern recognition circuit generates HDQ which is used to qualify timing signals in the Model 1600A.



NOTES:

1. IN THE SINGLE SAMPLE MOD, REPETITIVE RESETS ARE IGNORED BY THE MODEL 1600A BUT ARR ROUTED TO THE I/O PORT TO RESET THE MODEL 1607A IN I/O BUS OPERATION.
2. MANUAL RESETS WILL INTERRUPT MODEL 1600A AT ANY POINT IN ITS OPERATION AND RETURN THE INSTRUMENT TO THE START OF A DATA ACQUISITION CYCLE.
3. ⬭ INDICATES ASYNCHRONOUS EVENTS WITH RESPECT TO REPETITIVE RESET CLOCK GENERATOR.

1600A-075-09-75

Figure 4-6. Data Acquisition Reset Algorithm



Figure 4-7. Display Reset Algorithm



Figure 4-8. Data Input, Temporary Storage, and Pattern Recognition

4-38. TRIGGER BUS. (See figures 4-9 and 4-10.) The asynchronous trigger-bus circuit allows two logic state analyzers (LSA's) that are operating at different clock rates to be triggered simultaneously. The trigger bus circuit allows the 16-bit trigger words of the Model 1600A and a Model 1607A to describe a 32-bit state (trigger word) that must occur in the two circuits under test simultaneously.

4-39. The clock rates of systems 1 and 2 need not be harmonically or phase related. The only condition that must be met is that the trigger words of both LSA's must occur simultaneously, i.e., HBTRG's in both LSA's are HI at the same time. The trigger-bus circuits in the 1600A and the 1607A are identical. The open collector AND of the two trigger-bus circuits, formed through the trigger bus cable results in the 32-bit trigger word.

4-40. HBTRG rises when HLTRG1 and HLTRG2 occur simultaneously, setting the bus flip-flop. The pattern trigger outputs (PT) in both LSA's occur when both the local and bus flip-flops are set (HB•HL). The local flip-flop is set when the local trigger conditions are met and the delay clock rises. When the local flip-flop in either LSA is set and the bus flop-flop is not set, the local flip-flop is cleared when the next system clock (PCLK) occurs, i.e., during LΔT. Thus, residues of local trigger conditions in either LSA are not carried over from one clock cycle to the next.

4-41. Dependence of the individual LSA on the trigger bus is determined by HTB. Whenever the LOCAL/BUS switch on an LSA is set to LOCAL, HTB is LO. HTB=LO holds the bus flip-flop in the clear state, forcing HB HI. Therefore, LSA operation is dependent only on local trigger conditions.

4-42. LΔT clears the trigger bus at the beginning of the PCLK cycle through AND gates A1U25A, A1U25B, and A1U25C in either LSA. Thus, with the trigger word turned off or during periods where the trigger conditions are met for multiple clock cycles, HBTRG will occur on each system clock, setting the bus flip-flops and generating pattern triggers.

4-43. DISPLAY QUALIFIER. (See schematics 7, 8, 10, and 11.) the display qualifier permits selective viewing of data in a parallel digital system, such as a computer or microprocessor, by allowing data to be clocked into the 1600A only when the inputs on the qualifier channels are true. For example, the two qualifier channels could be used to decode status lines in a computer system so that the 1600A would clock data into memory only when instructions are present on the monitored bus. Thus, the 1600A would display instruction words only and ignore all other data on the bus.

4-44. The display qualifier circuit functions in the following manner. Qualifier status (Q0, Q1) is stored in temporary storage flip-flops for one period of the system clock (PCLK). During this time interval, the qualifier status is tested against the qualifier conditions preset by the front-panel Q1/Q0 switches. When the qualifier status agrees with the preset conditions, HDQ changes to a high level. HDQ remains high until either the status lines change or the qualificaiton conditions are changed.



Figure 4-9. Trigger Bus Simplified Schematic

4-45. The delay clock and LWE1 have a fixed time relationship to PCLK set by the timing generator. The time relationship of HDL and HCL to PCLK make it possible to gate the two clock signals with HDQ. Whenever HDQ is high, HDL is gated through to the delay generator. During a data acquisition cycle, LDR is false. HDQ then allows HCL to clock A1U90, generating LWE1 and LWE2. LWE equals $\overline{HDQ \bullet LDR \bullet HCL}$. The NAND of HDQ with HDL permits the delay generator to count only those clocks which occur when the qualifier conditions are true. The LWE pulses allow the 1600A to write into memory only the data that occurs when the qualifiers are true.

4-46. In addition, comparison of the qualifiers with preset qualifier conditions is ANDed with the trigger recognition. Thus, the 1600A can generate a pattern trigger only when the qualifiers are true. When the TRIG qualifier mode is selected, HDQ is held in the true state by LTRQ.

4-47. DIGITAL DELAY AND TRIGGER GENERATOR. (See figure 4-11.) Once pattern recognition occurs, HLTRG is clocked into the local flip-flop. If the BUS trigger mode is selected, the rising edge of HBTRG resets the bus flip-flop. When both flip-flops are reset, HB and HL generate the pattern trigger (PT) and enable the delay generator. If the delay generator is set to zero. PT and DT (delayed trigger) are generated when the local and bus flip-flops are set. For delays other than zero, PT goes HI when the bus and local flip-flops are reset and remains HI while the delay generator is running. When the delay has timed out, HDC occurs. DT is generated by HDC•HB•HL, and PT is terminated. The clock for the delay generator and local flip-flop is qualified so that a trigger is recognized only when qualifier conditions are met.

4-48. When trigger arming is selected, the arm flip-flop disables the local and bus flip-flops until an arming pulse is received. The arm flip-flop is set on the trailing edge of PT.



Figure 4-10. Trigger Bus Timing Diagram

4-49. Delay Generator. (See schematic 8.) The delay generator consists of two sections: the units-decade counter A1U70, and the four upper-decade counters A1U73 through A1U76. When the local and bus flip-flops are set (HB and HL are true), the units-decade counter is enabled, i.e., CEP and CET inputs are high. The clock for A1U70 is the NAND of HDQ and HDL (A1U64, pin 8). When A1U70 reaches a binary count of 8, its Q3 output goes high. The Q3 output of A1U70 is routed to AOI gate A1U87 to provide the upper-decades clock. The upper-decades clock is a divide-by-ten of the delay clock. The $\overline{Q3}$ output of A1U70 is also combined with the $\overline{Q}$ output of flip-flop A1U84A in AOI A1U81. When the upper-decade counters have reached terminal count (A1U84A, $\overline{Q}$ is HI), A1U81A, pin 8 goes low when A1U70, Q3 is high. This allows A1U84B to change states on the next delay clock, generating HDC.

4-50. When the TC output of the most significant decade (MSD) A1U76 occurs, the tens-decade counter A1U73 counts eight more clocks, setting its Q3 output HI. The NAND of the tens-decade Q3 output with the TC output of the MSD parallel enables the upper-decade counters. During the next TC output of A1U70, A1U84A is enabled to change states (through A1U66B). On the delay clock, the $\overline{Q}$ output of A1U84A goes high. This indicates that the upper-decade counters have reached terminal count. When the Q3 output of A1U70 goes low, the upper-decades of the delay generator are preset to the nines complement of the delay thumbwheel switch settings.

4-51. Functionally, A1U84A and A1U84B can be viewed as state nine of the tens-decade counter and the units-decade counter respectively. Assume the DELAY thumbwheels are set to 90. The upper-decade counters count 80 clocks and then are preset. Flip-flop A1U84A is latched, retaining the fact that the upper decades have reached terminal count. Units-



Figure 4-11. Digital Delay/Trigger Generator Block Diagram

decade counter A1U70 counts to 8 and is then preset. While A1U70 is being preset, A1U84B performs the last count for the units-decade. Therefore, the delay generator is ready to count again on the next clock pulse.

4-52. When the upper-decades of the DELAY thumbwheel switches are all set to zero, NAND gate A1U78 sets the $\overline{Q}$ output of A1U84B HI. Thus HDC occurs as soon as the units-decade completes its count. When all thumbwheel switches are set to zero, NAND gate A1U66A holds HDC HI. When the DELAY ON/OFF switch is set to OFF, LNDLY holds HDC in the HI state.

4-53. Trigger Generator. (See schematic 8.) The trigger generator consists of trigger arm flip-flop A1U71A, bus flip-flop A1U67A, local flip-flop A1U67B, and some associated combinatorial logic.

4-54. When the NORM/ARM switch is set to NORM, LARM and HARM are held in the true state. When the NORM/ARM pushbutton is set to ARM, the occurrence of an external arming pulse clocks the arm flip-flop, generating LARM and HARM. When LARM and HARM are true, the local and bus flip-flops are enabled to operate until a trigger word is detected (HB and HL go true) and the delay is complete (HDC goes true). HB and HL are ANDed by A1U63C and A1U62A to generate PT (pattern trigger output pulse). HB•HL presets flip-flop A1U71B which generates HPTS. HPTS indicates the presence of a trigger and is a control signal for the NO TRIG indicator light. A1U71B is clocked clear when either HB or HL is false.

4-55. At the completion of digital delay, the AND of HDC with HB and HL in NAND gates A1U69C and A1U62B generates the delayed trigger output (DT). DT remains HI for 25 ns (determined by capacitor A1C30 and A1U63B). The trailing edge of the delayed trigger terminates the pattern-trigger output. HL•HB•HDC resets the trigger, arming, and terminal count flip-flops through A1U77 and A1U65.

4-56. Data Acquisition Synchronizer. (See schematic 8.) Monostables A1U61A and A1U68A/B generate a timing sequence used to set the delay and trigger generators to their initial conditions (waiting for a trigger). The three monostables also force the thumbwheel settings to be loaded into the decade counters. On the negative-going edge of LRST, A1U61A provides a LO signal approximately 1 μs in width. This signal disables delay clock AOI A1U64. A1U68A outputs a HI signal (HRES) that sets the local, bus, arming, and terminal-count flip-flops and parallel enables the decade counters. During the time HRES is true, HRECL clocks the delay generator through A1U64 and A1U87, loading the nines-complement of the DELAY thumbwheel settings into the decade counters.

4-57. When a map mode is selected, HMAP disables the data acquisition synchronizer. This prevents LRST's from the display section resetting the delay and trigger generators. In map modes, the delay and trigger generators function independently from the display section.

4-58. TIMING GENERATOR. (See schematic 9.) The timing generator provides four timing signals used in the data acquisition section of the Model 1600A. HΔT is used in the reset circuitry for the local flip-flop. LΔT is a clock signal for the pattern recognition circuit and memory index and control. HCL is a clock signal used in memory index and control, and memory. HDL is the clock for the delay generator and is also used in the data index and control circuit.

5-59. The timing diagram for the four timing signals is shown on schematic 9. The negative-going LΔT pulse remains LO for an interval of time determined by transistor array A1U45 and the time constants of A1R48, A1R49, and A1C33. Shortly before the positive-going transition of LΔT, the output of A1U45, pin 8, clocks J/K flip-flop A1U43B and resets LΔT (A1U42, pin 10). The $\overline{Q}$ output of A1U43B goes HI, generating HCL. HCL remains HI for 25 ns. Shortly after the positive-going edge of HCL, HDL goes HI. The negative-going transition of HDL occurs 5 ns before the negative-going transition of HCL. The widths of the timing signals and the time relationship between them are determined by A1C33 (LΔT), A1C37 (HDL), A1C41 (HCL), and A1R49 (LΔT). An adjustment procedure for the timing generator is provided in Section V.

4-60. All three circuits in the timing generator operate in the same manner. When the input to the transistor array goes LO, its emitters ramp down at a rate determined by the RC network tied to the emitters. The ramp continues until it reaches threshold voltage minus V_{be} of the second transistor in the pair. The threshold voltage (0.5 volt) is supplied by A1U44, pin 10. When the emitters reach threshold voltage minus V_{be}, the undriven transistor turns on. The collector of the undriven transistor then goes LO presetting the flip-flop. A1U42A/B form an RS flip-flop, A1U43A and A1U43B are JK flip-flops.

4-61. As soon as the flip-flop is preset, the input to the transistor array goes HI, pulling the emitter up. When the emitters go up, the undriven transistor turns off and the timing generator waits for another PCLK.

4-62. A-MEMORY AND MEMORY INDEX AND CONTROL. (See figure 4-12.) When the display section generates LRST, a data acquisition cycle is initiated. The data index counter, and the start and end flip-flops are reset. When a qualified clock is detected, the memory address lines are switched to the write address counter and a memory write enable pulse (LWE) is generated. While LWE is true, one word is written in memory. At the trailing edge of LWE, the write-address and data index counters are incremented



Figure 4-12. A-memory and Data Index/Control Block Diagram

and the memory address lines are switched back to the display or computed address (CA0-3).

4-63. With the start display mode selected, the data index counter is incremented by LWE2 only after the start flip-flop is set. The start flip-flop is set when a trigger word is detected and digital delay is complete. When the data index counter reaches terminal count, the end flip-flop generates HDR. HDR indicates that memory data is complete and initiates a display cycle.

4-64. With the end display mode selected, the start flip-flop is preset enabling the data index counter to run prior to trigger word recognition. When the data index counter reaches terminal count, the end flip-flop is enabled to receive a trigger. After terminal count is reached, the occurrence of a trigger generates HDR which initiates a display cycle.

4-65. The data index counter keeps track of the number of valid words written into memory. The write address counter points to the next address in memory to be written into. The difference of the outputs of the two counters is taken in U58 to determine where the first word in memory is located. This computed first word address is added to the vertical state count from the display section to determine the address of the words to be read from memory during a display cycle.

4-66. When the qualified clock rate drops below 30 Hz during a data acquisition cycle, the partial

display mode is enabled. The vertical state counter reads partial memory data through U58/U59 and U97. When the vertical state count exceeds the data index count, i.e., addresses invalid data, comparator U97 provides HVGT to the display section. HVGT blanks the CRT so that only valid data is displayed.

4-67. A-memory. (See schematic 10.) A1U28, A1U30, A1U32, and A1U34 are random access memories. Inverters A1U29, A1U31, and A1U33 delay the data from the temporary storage flip-flops to provide proper time relationships between the data and other operations in the data acquisition section. Write address counter A1U60 addresses memory during a write operation. The computed address (CA0-CA3) addresses memroy during a read operation. AOI's A1U54, A1U55, A1U56, and A1U57 switch between the computed address and the write address counter.

4-68. The AOI's are controlled by several signals. When LDR and HDR* are true (Model 1600A in a display cycle), the AOI's point to the computed address. When the Model 1600A is in a data acquisition cycle, address selection is a function of clock rate and the display qualifiers. If HDQ or HSWA is LO, the AOI's points to the computed address. If HDQ and HSWA are both HI, the AOI's point to the write address counter.

4-69. HSWA is generated by JK flip-flop A1U46B. A1U46B is controlled by LWE1 and LΔT. LΔT presets the flip-flop, generating HSWA and LSWA. LWE1 goes LO shortly after the positive-going edge of LΔT. On the positive-going edge of LWE1, A1U46B is clocked, forcing HSWA and LSWA false. Data stored in the temporary storage flip-flops is written into memory during the time interval that LWE1 and HSWA are true. The width of HSWA is 60 nanoseconds.

4-70. The operation described in the preceding paragraph can occur only at clock rates less than 15 MHz. When the qualified clock rate exceeds 15 MHz, LΔT's overlap the LWE1's and flip-flop A1U46B is never cleared out. Therefore, HSWA and LSWA remain in the true state.

4-71. At clock rates below 15 MHz, the memory is addressed by the computed or display address between write cycles. The partial display mode which occurs at clock rates below 30 Hz utilizes this feature.

4-72. DATA INDEX AND CONTROL. (See schematic 11 and figure 4-13.)

4-73. Reset. At the end of a display cycle, LRST resets the data index and control circuit and initializes a data acquisition cycle. The trailing-edge of LRST clocks JK flip-flop A1U93A, setting HR1 and LRHS in the true state. LRHS resets the start flip-flop U88C/U91 and pulls the J input of flip-flop A1U89B LO. HR1 pulls the J input of flip-flop A1U93B and the K input of A1U89B HI. HR1 is also routed to the display



Figure 4-13. Data Index and Control Reset Timing Diagram

section where it performs several functions. The first LΔT after LRST sets JK flip-flop A1U93B. The $\overline{Q}$ output of A1U93B (LR2) resets the end flip-flop A1U92/U88B. The negative-going transition of the first LWE after LRST clocks the Q output of A1U89B LO. The Q output of A1U89B resets the data index counter A1U94 and stops the clock to terminal-count flip-flop A1U94B. LWE2 presets flip-flop A1U93A and clears A1U94A. On the trailing-edge of LWE2, HWE clears out flip-flop A1U89A which sets HDR LO. This causes the K input of A1U93A to go LO, prohibiting any additional LRST's.

4-74. On the next LΔT, A1U93B is cleared by the negative-going transition. On the negative-going transition of LWE2, A1U89B is cleared. This releases the data index counter master reset line. LWE2 also enables NAND gate A1U96A to pass HDL's.

4-75. Start Display Mode. In the start display mode, HSTR enables flip-flop A1U88C/A1U91. When LRHS is HI and a trigger word is detected (HB•HL•HDC), LTRG and HTRG go true. HTRG enables the data index counter to start counting qualified clocks. Count 14 of the data index counter is detected by AND gate A1U96C, which applies a high level to the input of JK flip-flop A1U94B. On the next clock after state 14, A1U94B counts the 15th state. The $\overline{Q}$ output of A1U94B parallel enables the data index counter, locking it in the terminal count state. Thus, the data index terminal count is generated by A1U94B. This reduces the propagation delay from clock to terminal count of the data index counter. At the same time that the data index counter is parallel enabled, HTC sets the end flip-flop. This generates LDR which turns off further LWE's so that data is no longer written into memory. LDR indicates to the display section that memory is loaded with good data by presetting flip-flop A1U89A through AND gate U96B. This generates HDR, which initiates a display cycle.

4-76. End Display Mode. In the end display mode, HSTR is LO which holds the start flip-flop preset. This holds LTRG and HTRG* in the true state. Thus, the first LWE2 after LRST increments the data index

counter. When the data index counter reaches terminal count (HTC is true), the end flip-flop waits for HB, HL and HDC. When a trigger word is detected and the digital delay is complete, HDC•HB•HL•HTC sets the end flip-flop which generates LDR. LDR does not occur until the memory index counter is in the TC state indicating a full memory.

4-77. Read Address Computation. During the display cycle, the memory data read to the display section is addressed by the computed address (CA0-CA3). The computed address is derived in four-bit adders A1U58 and A1U59. A1U58 and A1U98A through A1U98D subtract the data index count from the write address count (WA0-WA3). The difference appears on the four sum outputs of A1U58. This difference is the address of the memory location containing the first word acquired during the data acquisition cycle. The first word address is added to the vertical state count in A1U59. The output of A1U59 is the computed address which is the sum of the first word address and the vertical state count.

4-78. During a partial display, the data index counter and write address counter are incremented; but the first word address will not change as long as there are fewer than 16 words in memory. As soon as 16 words are written into memory in the end display mode, the data index counter value becomes a fixed constant. However, the write address counter will continue to be incremented. Thus, the first word address changes. The instrument then keeps adding words at the bottom of the display and bumping a word out the top. This results in rolling the display on the CRT screen. As soon as the trigger word is detected. LWE2 is turned off and the write address counter stops counting. Thus, the output of U58 becomes constant. The output of A1U59 now changes as a function of the vertical state count.

4-79. HVGT Comparator. A1U97 compares the data index count with the vertical state count. Whenever the vertical state count exceeds the data index count, HVGT is true. HVGT indicates to the display section that the data stored in the memory location currently being addressed has not been updated during the present data acquisition cycle and is therefore invalid. The CRT is blanked whenever HVGT is true.

4-80. Manual Reset. Whenever a manual reset occurs, HMR* sets the end flip-flop, forcing LDR to the true state. HMR* also toggles JK flip-flop A1U94A. This generates HRBL, forcing HVGT HI. HVGT blanks the CRT. HMR* is followed by LRST which resets the data index and control circuit.

4-81. DISPLAY DATA SWITCH. (See schematic 12.) The display data switch circuit consists of a 1-of-16 data multiplexer, the 2-line-to-1-line map data selectors, and the expand map comparator.

4-82. Data multiplexer A1U39 serializes the 16-bit parallel output word (AM0-AM15) of A-memory for display on table A on the CRT screen. The data multiplexer is a 1-of-16 multiplexer whose four select lines are controlled by the 4-bit horizontal state count (H0-H3). The horizontal state count sequences through the 16 parallel bits on the multiplexer input and provides a serial representation of the 16 bits at the multiplexer output with bit 0 first.

4-83. Map data selectors A1U35 through A1U38 select either the data from A-memory (AM0-AM15) or the TRIGGER WORD/MAP LOCATOR switch settings (S0M-S15M) for display in map display modes. During the first portion of a map display cycle, HCRCL is false. During this time, the map data selectors are pointed at A-memory output and the 16 data words are written on the CRT screen. When all 16 data words are displayed, HCRCL is set to the true state. The map data selectors then point to the TRIGGER WORD/MAP LOCATOR switches, enabling the Model 1600A to write the map locator (cursor) on the CRT screen.

4-84. Expand map comparator A1U40 compares the two most-significant vertical bits (AM15 and AM14) and the two most-significant horizontal bits (AM7 and AM6) of A-memory data with the settings of their respective TRIGGER WORD/MAP LOCATOR switches. When the data bits match the switch settings, HEMAP is set to the true state. HEMAP is a control signal for the blanking circuit. When the EXP map mode is selected, HEMAP unblanks the CRT whenever the input data is located in the sector selected for expansion.

4-85. WORD INTENSIFY. (See schematic 14.) The word intensify circuit determines when the vertical state count is addressing the location in memory containing the trigger word. When the vertical state count addresses the trigger word, the word intensify circuit provides a control signal (HE) to the data routing and multiplexing circuit. The brightening control logic in the data routing and multiplexing circuit causes the current addressed word to be intensified when HE is true and table A is displayed.

4-86. Multiplexer A1U83 and 4-bit adder A1U79 perform a code conversion on the DELAY thumbwheel switch outputs. A1U79 performs the following addition of the thumbwheel switch outputs:

		2D3	1D3	1D2	1D1
	+	2D0	2D0	1	2D0
Carry (C4)			Σ3	Σ2	Σ1

where 1D1-1D3 are units-decade switch output bits 1-3, and 2D0, 2D3 are tens-decade switch output bits 0 and 3.

The outputs of the adder are applied to the I_0 inputs of multiplexer A1U83, and $\overline{\text{HSTR}}$ is applied to the I_1 inputs of the multiplexer.

4-87. Selection of either the I_0 data from the adder or I_1 data from NAND gate A1U85B for output by the multiplexer is determined by the output of NAND gate A1U85C. I_0 data is selected when the output of A1U85C is LO; I_1 data is selected when the output of A1U85C is HI. A1U85C is LO only when LNDLY is false and the selected delay is 15 or less. Therefore, in the end display mode with a selected delay of 15 or less, the vertical state count is compared with the output code from the adder. When they match, the A = B output (HE) of comparator A1U86 goes HI. When the delay is greater than 15, the A4 input of A1U86 is LO, forcing HE to the false state.

4-88. When the start display mode is selected, the comparator is enabled only when the delay is set to 0. For all other delays, the A4 and B4 inputs of the comparator are held at different levels; holding HE false.

4-89. When LNDLY is true, the select input of the multiplexer is held HI. Therefore the multiplexer always points to the I_1 inputs. With HSTR true, the I_1 inputs are all LO, causing the first word on the display to be intensified. With HSTR false, the I_1 inputs are all HI, causing the last word on the display to be intensified.

4-90. DATA-ROUTING AND MULTIPLEXING. (See schematic 15.) The data-routing and multiplexing circuit performs several functions. The circuit provides a format (4-bit or 3-bit bytes) decoding signal to the horizontal ROM. It determines what data will be displaed on table B, i.e., stored data from B-memory, data from an external device, or the exclusive OR of A-memory data with B-memory data or external data. The data-routing and multiplexing circuit also determines whether a character is to be displayed as a one or a zero and determines whether or not the character should be intensified.

4-91. Byte AOI A8U35. Byte format (3-bit or 4-bit bytes) is determined by AOI A8U35. When no external device is connected to the I/O PORT, byte format for both tables A and B is controlled by HBCD from the BYTE 4-BIT/3-BIT switch. Data words are displayed in 4-bit bytes when HBCD=1 and 3-bit bytes when HBCD=0. When an external device capable of providing LXPG1 (such as a Model 1607A) is connected to the I/O PORT, table B format is determined by HBCDX from the external device. The output of the AOI (HOCT) is routed to the horizontal ROM to control horizontal decoding. AOI operation is described in table 4-1.

4-92. Multiplexer A8U33. Multiplexer A8U33 provides LHZ and LVZ to the analog output circuit to control one/zero switches A7U19A and A7U19B. A8U33 also provides HBR which determines whether or not a character is intensified. In addition, the multiplexer provides LPOS•LMAP to input circuitry of the D/A converters. In map display modes, LPOS•LMAP=0 causes the all-zero logic state to be displayed in the upper-left corner of the CRT screen and LPOS•LMAP=1 causes the all-zero logic state to be displayed in the lower-right corner of the CRT screen.

Table 4-1. A8U35 Truth Table

INPUTS					OUTPUT
LXPG1	HBCD	HBCDX	HTAD	HTBD	HOCT
1	1	X	X	X	0
1	0	X	X	X	1
0	1	X	1	0	0
0	0	X	1	0	1
0	X	1	0	1	0
0	X	0	0	1	1

X = Don't Care

4-93. The multiplexer select line is tied to LMAP. Thus, when table display modes are selected (LMAP=1), the B inputs are selected. In table display modes, LVZ is held in the true state and LHZ is controlled by AOI gate A8U32B. LHZ is true whenever the data bit to be displayed is a zero. When table A is being displayed, the AOI looks at data from A-memory ($\overline{\text{DATA}}$). When table B is being displayed, AOI A8U32B points to the output of AOI A8U31A. In table A & B and table B display modes, A8U31A points to XDSPD or B DATA. In table A & (A $\oplus$ B) display mode ($\overline{\text{LEXOR}}$=0), A8U31A points at the exclusive OR of $\overline{\text{DATA}}$ with XDSPD or B DATA.

4-94. In table display modes, HBR is controlled by the output of AOI A8U32A. The inputs to A8U32A are exclusive OR of $\overline{\text{DATA}}$ with XDSPD or B DATA, HBRXT, and HE. During the time table A is being displayed (HTAD=1), A8U32A points to the output of NOR gate A8U26B. The output of A8U26B is HE • [HSTR + (HDR + HSSS)]. Thus, in the START DSPL mode, HBR is true only when HE is true. In END DSPL, HBR is true anytime HE and HDR or HSSS is true. During the time table B is being displayed (HTAD=0), A8U32A points to the output of NAND gate A8U38A. Thus, in table B or table A & B display modes with an external device connected to the I/O PORT, HBR is true whenever HBRXT is true. In the table A & (A$\oplus$B) display mode, HBR is true whenever a one is being displayed in table B.

4-95. In map display modes, the A inputs of multiplexer A8U33 are selected. LHZ and LVZ are then controlled by LCRCL. LCRCL is true during that portion of the display cycle when the cursor is written on the CRT screen. LCRCL=0 holds LHZ and LVZ true. HBR is tied LO when a map display mode is selected.

4-96. DISPLAY STATE COUNTERS. (See schematic 16.) The display state counters are 16-state binary counters

that provide basic control for the display cycle and memory addressing for B-memory. The vertical state count (V0-V3) controls A-memory addressing during memory read cycles and controls the vertical deflection of CRT beam in table display modes. In addition, the vertical state counter is used in blanking control and, with some additional logic, to control the horizontal offset between table A and table B. The horizontal state count (H0-H3) serializes parallel data from A-memory and controls horizontal deflection of the CRT beam in table display modes. The horizontal state count is also used by the column blanking circuit to determine when to blank. Horizontal and vertical state counts together form an 8-bit address that is used to address B-memory and external devices connected to the I/O PORT.

4-97. Table Mode Operation. Horizontal state counter A8U28 is clocked by DSPCK* from the display clock generator. When the horizontal state counter reaches terminal count (a data word completely displayed), the counter TC output enables vertical state counter A8U29, permitting DSPCK* to increment the vertical state counter to the next word location. This operation continues until all 16 words of the table are displayed. On word 16, the vertical state counter TC output goes high. The TC output is inverted (LVTC) and routed to the display reset circuit and D flip-flop A8U30A.

4-98. The trailing edge of LVTC toggles D flip-flop A8U30A. The D flip-flop generates four signals: HTAD, HTBD, A, and B. HTAD and HTBD are control signals for the data routing and multiplexing circuitry and for the blanking circuit. A and B control the horizontal offset for tables A and B. Table A is displayed when A and B are both LO. Table B is displayed when both A and B are HI. In map display modes, A is LO and B is HI, resulting in no offset. In table modes, table B is displayed first, followed by table A.

4-99. In addition to providing LVTC, the TC output of the vertical state counter is gated with the Q output of D flip-flop A8U30A in NAND gate A8U22D. The NAND gate output is applied to D flip-flop U20B. At the completion of table A, this results in DSPCK* clocking the Q and $\overline{Q}$ outputs of U20B LO and HI respectively. This generates LCRCL and HCRCL.

4-100. In map modes, LMAP locks the horizontal state counter in the terminal count state. Therefore, the vertical state counter counts every DSPCK*, reading the 16 A-memory data words out to the horizontal and vertical decoders in parallel format. LMAP also presets D flip-flop A8U30A, causing LCRCL and HCRCL to occur every time the vertical state counter reaches terminal count.

4-101. B-MEMORY. (See schematic 16.) B-memory is a 256-by-1 random access memory. B-memory stores sixteen 16-bit data words in serial format for display on table B. B-memory accepts serial data (ADATA) from the data acquisition section when no external device is connected to the I/O PORT. B-memory accepts external data (EDTBS) when an external device capable of providing the Model 1600A with the appropriate control signals is connected to the I/O PORT.

4-102. B-memory operation is controlled by LXPG1, LXPG2, and LXPG3. All three signals are high when no external device is connected to the I/O PORT. This enables the STORE A→B switch to control memory write operations and enables the horizontal and vertical state counts to address B-memory. When LXPG1 is LO, HSTAB is disabled and the memory read/write select line is controlled by LWEX from an external device. LXPG2 is tied to the enable pin of B-memory through inverter A8U46A. When LO, LXPG2 disables the memory (places its output in the high-impedance state) and external data (XDSPD) is displayed on table B. LXPG3 controls addressing and selects either A-memory data (ADATA) or external data (EDTBS) for storage in B-memory. When LXPG3 is HI, ADATA is routed to B-memory and addressing is accomplished by the horizontal and vertical state counters. When LXPG3 is LO, external data is written into memory with addressing performed by the external device.

4-103. When the Model 1600A is operated with a Model 1607A connected to the I/O BUS, LXPG1 and LXPG2 are LO and LXPG3 is HI. Therefore, B-memory is disabled and Model 1607A data is displayed directly on the CRT.

4-104. BLANKING. (See schematic 17.) Blanking is the most complex function in the display section. The blanking logic is controlled by 23 variables.

4-105. Column blanking is accomplished by a discrete D/A converter consisting of A8R16 through A8R19. Input to the D/A converter is the horizontal state count. Analog output of the D/A converter is compared to the voltage set by COLUMN BLANKING in comparator A8U10. When the D/A converter output voltage exceeds the COLUMN BLANKING voltage, the output of A8U10 goes HI, forcing the $\overline{Q}$ output of D flip-flop A8U20A LO. The LO level on $\overline{Q}$ gates the output of NOR gate A8U26A HI, setting HCBLK true. When horizontal state count is in the all-zero state, NOR gate A8U27A holds HCBLK false. This prevents the least-significant bit from being blanked. A8U20 is clocked by DSPCK* to ensure that only full bits are displayed.

4-106. In partial display operation, AOI A8U14 generates a blanking signal whenever HVGT is true except in the single-sample-start mode (LSSS=0). AOI A8U14 also generates a blanking signal whenever HTRG is false in the START DSPL mode. It also generates a blanking signal whenever LGD is false (A-memory does not contain 16 words of valid data) if the Model 1600A is not in the partial display mode.

4-107. NAND gate A8U21A generates the blanking signal for EXP map mode. When the data acquisition cycle is complete (HGD=1), and the data addressed in A-memory lies in the expanded map sector (HCQD=1), A8U21A unblanks the CRT. If the vertical state count is in the all-zero state, LØ blanks the CRT. This prevents extraneous vectors from being displayed on the CRT.

4-108. Selection of the appropriate function to control the z-axis gate signal is made by multiplexers A8U18 and A8U24. Multiplexer operation is described in the blanking truth table on schematic 17. In table display modes, the CRT is always blanked during the first half-cycle of DSPCK*, i.e., when DSPCK* is HI.

4-109. DATA ACQUISITION RESET. (See schematic 18.) The data-acquisition reset circuitry generates the reset signal (LRST) for the data-acquisition section. LRST is also used to generate reset signals for the display section.

4-110. Repetitive Reset. If the Model 1600A is set to a repetitive sample mode, reset is controlled by the DISPLAY TIME control. DISPLAY TIME determines the output frequency of timer A8U7. The output of A8U7 is divided down by 16 in counter A8U5. When A8U5 reaches terminal count, a HI level is applied to the D input of flip-flop A8U6B. The TC output is also inverted by NOR gate A8U3A and applied to the CEP input of A8U5. This locks the counter in the terminal count state, holding the high level on the D flip-flop. When the next table A is completed, LCRCL clocks A8U6B, setting its Q output HI. When the Q output of A8U6B goes HI, the output of AOI A8U17 goes LO (LRST=0), and A8C10 is ungrounded by emitter follower A8Q1. A8C10 begins to ramp from ground with a time constant determined by A8R30 and A8R52.

4-111. The ramp voltage is applied to the non-inverting input of comparator A8U11. The inverting input of the comparator is an amplified version of the +12-volt unregulated ripple, offset from ground such that the minimum voltage is 1.5 volts. As soon as the ramp voltage exceeds the unregulated ripple, the comparator output goes HI. This signal clears D flip-flop A8U6B through A8U4B, A8U3C, and A8U3D; terminating LRST. The leading edge of LRST blanks the CRT and initiates display reset. The trailing edge of LRST resets the data acquisition section. In map display modes, LMAP presets counter A8U5 to the terminal count state so that a reset occurs for every LCRCL.

4-112. The operation described in the preceding paragraph provides a reset pulse of randomly-varying width. At data rates greater than 100 kHz, this randomization ensures that the Model 1600A will not lock on a subharmonic of the input clock frequency. Thus, in map modes, every logic state in the machine under test is displayed by overlaying randomly-acquired blocks of 16 words.

4-113. The repetitive reset can be disabled by several conditions in table display modes. If the Model 1600A is bused with an external device, repetitive reset is disabled whenever HGDX is false. When table A is selected for display (HSA=1), repetitive resets are disabled whenever LGD is false. In the HALT A≠B sample mode, repetitive resets are disabled when LA≠B is true. When the Model 1600A is operated by itself, repetitive resets are disabled whenever LDSPR=0, SGL sample mode is selected (LSS=0), or table A is not displayed. If the Model 1600A is set to SGL and a Model 1607A is connected to the I/O PORT, repetitive resets are transmitted to the Model 1607A as long as HGDX is true.

4-114. Manual Reset. Pressing the RESET button in any sample mode will initiate a reset. When RESET is pressed, HRSTR triggers monostable A8U16B. The Q output of A8U16B (HMR*) is routed to the data-acquisition section where it initializes the reset sequence for the data index and control circuit. The $\overline{Q}$ output of A8U16B triggers monostable A8U16A. The Q output of A8U16A gates AOI A8U17, generating LRST. In addition, the Q output of A8U16A is routed to the I/O PORT, where it is used as a reset signal (HMRXT) for external devices.

4-115. DISPLAY CLOCK GENERATOR. (See schematic 19.) The display clock signals are derived from the 100-kHz square-wave output of the clock generator circuit. D flip-flops A8U1B and A8U1A, and NAND gate A8U4C divide the 100-kHz input down to either 25 kHz 50 kHz. When a map display mode is selected, HMAP is high and the output of A8U4C (DSPCK) is a 25-kHz clock. When a table display mode is selected, HMAP presets A8U1A, resulting in a 50-kHz DSPCK. DSPCK is inverted by U4D ($\overline{\text{DSPCK}}$) and routed to D flip-flop A8U51A and NOR gate A1U13A.

4-116. When HBR is low, A1U13A passes every $\overline{\text{DSPCK}}$. The output of A1U13A (DSPCK*) clocks the horizontal and vertical state counters and the blanking circuit. When HBR is HI, A8U51A and A8U51B inhibits A8U13A for three $\overline{\text{DSPCK}}$ clock intervals. This stops the horizontal state counter for three clock intervals, resulting in the current displayed character being written on the CRT five times. In this manner, characters are intensified on the display.

4-117. DISPLAY RESET. (See schematic 19.) Display resets (LDSPR and HDSPR) are generated by AOI A8U12B. In display modes where table A is selected, internal resets from AOI A8U8 are enabled. In display modes where table B is displayed, an external signal (LXDPR) can generate display resets. An internal display reset is described by the Boolean equation:

$$\text{LDSPR}=\text{HSA}\bullet[\overline{\text{LRST}}+\text{HMAP}\bullet(\overline{\text{HDR}}+\text{HR1})\bullet\text{HSSS} + \overline{\text{HNCQ}}\bullet\text{HR1}\bullet\overline{\text{HSSS}}]$$

An external display reset is described by the Boolean equation:

$$\text{LDSPR}=\text{HSB}\bullet\text{LXPG1}\bullet\text{LXDPR}$$

4-118. D flip-flop A8U23B controls reset in the HALT A≠B sample mode. When a difference between table-A data and table-B data is detected, NOR gate A8U19C applies a HI level to the D input of A8U19B. The next $\overline{\text{DSPCK}}$ clocks the $\overline{\text{Q}}$ output of A8U23B LO, setting LA≠B=0. LA≠B then inhibits repetitive resets. The current data is displayed until RESET is pressed. HDR then goes LO, clearing A8U23B. LA≠B goes HI and repetitive resets are enabled until the next difference between the two tables is detected.

4-119. HORIZONTAL/VERTICAL DECODERS AND D/A CONVERTERS. (See schematic 20.) Horizontal and vertical decoders A7U1 through A7U6 select either the parallel data from the display data switch or the decoded horizontal and vertical state counts and applies the selected signals to D/A converters A7U15 and A7U16. The D/A converter outputs control horizontal and vertical deflection of the CRT beam.

4-120. The horizontal and vertical decoders are controlled by LMAP and LXPMP. In table display modes, both signals are HI and the decoders point to decoded horizontal (HM0-HM5) and vertical (VM0-VM5) state counts. In the NORM map mode, LMAP is LO and LXPMP is HI. This causes the decoders to point to the six most-significant vertical bits (MD15-MD10) and the six most-significant horizontal bits (MD7-MD2) from the display data switch. In the EXP map mode (LMAP=0 and LXPMP=0), the decoders point to the six least-significant vertical bits (MD13-MD8) and the six least-significant horizontal bits (MD5-MD0) from the display data switch.

4-121. The outputs of the decoders are routed through XOR gates to the D/A converters. In the map display modes, the XOR gates complement the decoder outputs when LOGIC POS/NEG is set to NEG. This results in the all-zero state being displayed in the lower-right corner of the map display. The D/A converters convert digital signals to analog signals which are applied to the analog output circuitry.

4-122. ANALOG OUTPUT AMPLIFIERS. (See schematic 21.) The analog output circuitry generates the horizontal and vertical drive for the CRT. Outputs of the D/A converters are applied to inverting inputs of horizontal and vertical preamplifiers A7U20 and A7U21. The inputs of the preamplifiers are summing junctions.

4-123. The horizontal preamp input is the sum of the output of current sources A7Q6 and A7Q7, the output of one/zero switch A7U19A, and the horizontal D/A converter output. The current sources are controlled by A and B and provide the horizontal offset for tables A and B. The one/zero switch is controlled by LHZ. When LHZ is LO, the one/zero switch is turned on. This applies a 100-kHz sine wave on the horizontal drive signal, causing a zero to be written on the CRT screen. The vertical preamp input is the sum of the vertical D/A converter output and the output of one/zero switch A7U19B. One/zero switch A7U19B is controlled by LVZ. Gains of the horizontal and vertical preamps are determined by R2 (HORIZ GAIN) and R3 (VERT GAIN).

4-124. Outputs of the preamplifiers are tied to map cursor switches A8U19C and A8U19D. The map cursor switches apply time constants to the preamplifier outputs in map display modes. The time constants cause the preamp outputs to slew less rapidly as the map vector approaches the go-to state, resulting in the vector being intensified at the destination state. A7R71 (MAP ADJ) allows the vertical and horizontal time constants to be matched for optimum display.

4-125. From the time constant, the preamplifier outputs go to cascode-output differential amplifiers. The horizontal and vertical output amplifiers are power matched to eliminate thermal deflection from the display. The horizontal and vertical position potentiometers are tied to the bases of A7Q9 and A7Q13. The amplifier outputs are applied to the horizontal and vertical deflection plates of the CRT.

4-126. Map Modes. In map modes, both one/zero switches (A8U19A and A8U19B) are turned off during the portion of the display cycle that data is being displayed. Output of the D/A converters is an analog representation of the input data. Thus, each dot on the CRT screen represents a unique data word. When 16 words are displayed on the CRT, LCRCL goes LO. This turns both one/zero switches on, turns the map cursor switch off, and switches the display data switch from input data to the TRIGGER WORD/MAP LOCATOR switch inputs. At the location set by the TRIGGER WORD/MAP LOCATOR switches, the Model 1600A writes a zero. This is the map locator (cursor). The 1600A then goes into a data acquisition cycle and repeats the operation described above.

4-127. Table Modes. In table modes, the map cursor switches are turned off, the vertical one/zero switch is turned on, and the horizontal one/zero switch is controlled by the input data. The switch is turned on when the data bit is a zero and turned off when the data bit is a one. The D/A converters are connected to the decoded horizontal and vertical state counts. The D/A converter outputs are sixteen-position, staircased, voltage ramps. During the display cycle, table B is written first starting with the LSB of word 0. When all 16 words of table B are displayed, the horizontal offset moves the CRT beam to the left half of the CRT screen and table A is written. At the end of table A, the leading edge of LCRCL blanks the CRT. The trailing edge of LCRCL initiates a reset and the process is repeated.

4-128. INDICATOR LIGHT CONTROL. (See schematic 13.) The indicator light control logic provides a hierarchy that determines the sequence in which the indicator lights are enabled. When the NO CLOCK light is on, the NO QUAL and NO TRIG lights are disabled. When a clock is present and the NO QUAL light is on, NO TRIG is disabled. The NO ARM light also disables the NO TRIG light. Otherwise, the NO ARM light functions independently of the other lights.

4-129. The indicator light logic also provides HNCQ to the display section. When the display qualifier rate is less than 30 Hz, HNCQ places the display section in the partial display mode.

Table 4-2. Model 1600A Mnemonics

TERM	FUNCTION	ORIGIN
A	Switching signal for table A CRT offset. When A is LO, data is displayed on left-half of CRT screen.	Schematic 16, A8U37F, PIN 12
ADATA	Complement of $\overline{\text{DATA}}$. A-memory data to be stored in B-memory when STORE A→B is pressed. ADATA is displayed on the left-half of the CRT screen.	Schematic 15, A8U46F, PIN 12
AM0-AM15	Memory output data. Data stored in memory for display.	Schematic 10, A1U28, A1U30, A1U32, A1U33, PINS 5, 7, 9, and 11
ARM	Arming input signal from TRIG ARM IN connector.	Schematic 8, TRIG ARM IN Connector J3
B	Switching signal for table B CRT offset. When B is LO, data is displayed on left-half of CRT screen.	Schematic 16, A8U37E, PIN 10
BDATA	Serialized data output from B-memory.	Schematic 16, A8U47, PIN 13
CA0-CA3	Computed Address. Memory address used to read memory during display cycle. Computed address=vertical state count + (Write Address Count - Data Index Count).	Schematic 11, A1U59, PINS 2, 6, 9, and 15
$\overline{\text{DATA}}$	Serialized data output from memory used to derive LHZ and ADATA.	Schematic 12, A1U39 PIN 10
DT	Delayed Trigger. Trigger generator output signal applied to DELAYED TRIG OUT connector.	Schematic 8, A1U62B, PIN 8
D0-D15	Input data bits 0 through 15 from Data Probes.	Schematic 5, A1J2, PINS 13 - 16; A1J3, PINS 11 - 16; A1J4, PINS 11 - 16
DSPCK	Display Clock. Clocking signal for display section. DSPCK is 50-kHz clock in table display modes, 25-kHz clock in map display modes.	Schematic 19, A8U4C, PIN 8
$\overline{\text{DSPCK}}$	Complement of DSPCK.	Schematic 19, A8U4D, PIN 11
EDTBS	External Data To Be Stored. Serial data from an external device on the I/O bus to be stored in B-memory.	Schematic 22, J6, PIN 23
HARM	HI, Armed. Complement of LARM	Schematic 8, A1U71A, PIN 7

Table 4-2. Model 1600A Mnemonics (Cont'd)

TERM	FUNCTION	ORIGIN
HARME	HI, Arm Enable. Data acquisition control signal (dc level). HARM=HI when NORM/ARM is set to ARM position (in). When HI, the Model 1600A must be armed before it will recognize a trigger.	Schematic 4, NORM/ARM Switch A7S1D
HB	HI, Bus. Data acquisition control signal. HB=HI when bus flip-flop is reset.	Schematic 8, A1U67A, PIN 7
HBCD	HI, BCD. Display control signal (dc level) for Horizontal Code Converter. When HI, displayed word format is four 4-bit bytes. When LO, displayed word format is five 3-bit bytes with MSB left over. HBCD generates HOCT when table A is displayed and when table B is displayed with no external device connected to the I/O PORT. HOCT=HBCD.	Schematic 4, BYTE 4 BIT/3 BIT Switch A5S1F
HBCDX	HI, BCD External. Table B format control signal from Model 1607A in I/O Bus operation. When HI, table B word format is four 4-bit bytes. When LO, word format is five 3-bit bytes with MSB left over. HBCDX generates HOCT when table B is displayed and an external device is connected to the I/O PORT. HOCT=$\overline{\text{HBCDX}}$.	Schematic 22, J6, PIN 22
HBR	HI, Brighten. Control signal for character intensification. HBR=1 momentarily halts DSPCK* to horizontal counter. This causes the current addressed bit to be written 5 times, resulting in intensification.	Schematic 15, A8U37B, PIN 4
HBRXT	HI, Brighten External. Character Intensification control signal from Model 1607A. HBRXT=HI causes current displayed character in table B to be intensified.	Schematic 22, J6, PIN 19
HBTRG	HI, Bus Trigger. Trigger signal (HI state) indicating both Model 1607A and Model 1600A Trigger words have occurred simultaneously in the trigger bus mode.	Schematic 7, A1U25B, PIN 8
HCBLK	HI, Column Blank. Blanking control signal. When HI, Data column currently being addressed is blanked.	Schematic 17, A8U26A, PIN 1
HCL	HI, Clock. Clocking signal from timing generator used to clock data index and control. HCL is derived from PCLK.	Schematic 9, A1U43B, PIN 7
HCQD	HI, Correct Quadrant. Blanking control signal in EXP map mode. HCQD unblanks CRT when input data word lies in map sector selected in EXP map. HCQD=HEMAP•LXPMP.	Schematic 17, A8U22C, PIN 8
HCRCL	HI, Circle. Mode control signal HCRCL goes HI for one display clock each time display has been completed. In map, HCRCL causes the cursor to be displayed. In table, the cursor is blanked.	Schematic 16, A8U20B, PIN 8
HDC	HI, Delay Complete. Data acquisition control signal. HDC =HI when delay generator has counted out the delay set on DELAY thumbwheels or LNDLY=LO.	Schematic 8, A1U84B, PIN 9
HDL	HI, Delay Clock. Clocking signal from timing generator used to clock delay generator. HDL is derived from PCLK.	Schematic 9, A1U43A, PIN 6

Table 4-2. Model 1600A Mnemonics (Cont'd)

TERM	FUNCTION	ORIGIN
HDQ	HI, Display Qualifier. DSPLY qualification signal. HDQ is HI when DSPLY qualifier requirements are met.	Schematic 7, A1U26, PIN 8
HDR	HI, Data Ready. HI state occurs at the end of a data acquisition cycle indicating 16 valid data words have been acquired.	Schematic 11, A1U89A, PIN 5
HDR*	HI, Data Ready*. Memory Address control signal indicating trigger word has been found and A-memory is loaded with valid data. When HI, HDR* enables reading of memory by display section.	Schematic 11, A1U88B, PIN 8
HDSPR	HI, Display Reset. Reset signal for display functions.	Schematic 19, A8U48B, PIN 4
HΔT	HI, Delta T. Clocking signal for local flip-flop reset gate. HΔT is derived from PCLK.	Schematic 9, A1U42A, PIN 6
HE	HI, Equal. Control signal for word intensify circuit. HI when trigger word is being addressed by display section.	Schematic 14, A1U86, PIN 14
HEMAP	HI, Equal Map. Blanking control signal in EXP map mode. HEMAP is HI when bits 15, 14, 7, and 6 of the input data word matches the setting on TRIGGER WORD switches.	Schematic 12, A1Q8
HGD	HI, Good Data. Complement of LGD. Control signal for blanking circuitry. HGD=HDR•$\overline{HR1}$	Schematic 19, A8U9E, PIN 10
HGDX	HI, Good Data External. Control signal from Model 1607A, HGDX holds off Model 1600A repetitive reset until table B is displayed.	Schematic 22, J6, PIN 15
HL	HI, Local. Data acquisition control signal. HL= HI when local flip-flop is set.	Schematic 7, A1U67B, PIN 9
HLTRG	HI, Local Trigger. Trigger Signal (HI state) indicating Model 1600A has met local triggering requirements.	Schematic 7, A1U25C, PIN 12
HM1-5	Horizontal Multiplexer 1-5. Output from ROM that sets decoding of horizontal state counter which locates bits on screen for 4-bit/3-bit spacing.	Schematic 20, A7U14, PINS 9 - 12 A7U17D, PIN 11
HMAP	HI, Map. Complement of LMAP. Control signal for Delay generator, data index and control, reset circuitry, and display multiplexors. HMAP=HI when map display mode is selected.	Schematic 15, A8U13D, PIN 13
HMR*	HI, Manual Reset*. Manual reset signal for data index and control circuit.	Schematic 18, A8U16B, PIN 10
HMRXT	HI, Manual Reset External. External manual reset pulse to Model 1607A.	Schematic 18, A8U16A, PIN 6
HNCQ	HI, No Clock or No Qualifier. Partial display mode control. HNCQ=HI when no display-qualified clock has occurred for for more than approximately 20 ms.	Schematic 13, A1U47C, PIN 8

Table 4-2. Model 1600A Mnemonics (Cont'd)

TERM	FUNCTION	ORIGIN
HNQL	HI, No Qualifier. NO QUAL indicator light control signal. HNQL=HI when no display qualifier has occurred for more than approximately 100 ms.	Schematic 13, A1U49C, PIN 10
HNTRG	HI, No Trigger. NO TRIG indicator light control signal. HNTRG=HI when no trigger has occurred for more than approximately 100 ms.	Schematic 13, A1U49A, PIN 1
HOCT	HI, Octal. Table display format control signal (dc level). When HOCT=HI, table is five 3-bit bytes with MSB left over. When HOCT=LO, table format is four 4-bit bytes. HOCT=$\overline{HBCD}$ + $\overline{HBCDX}$	Schematic 15, A8U35, PIN 6
HPOS	HI, Positive. Display control signal (dc level). When HPOS=HI, most-positive logic state is displayed as a "1". When HPOS=LO, most-positive logic state is displayed as a "0".	Schematic 4, LOGIC POS/NEG Switch A5S1E
HPTS	HI, Pattern Trigger Stored. Control signal for indicator light logic. When HPTS is HI, NO TRIG light is held off.	Schematic 8, A1U71B, PIN 10
HRBL	HI, Reset Button Latched. Data index control signal. When HRBL goes HI, HVGT is forced HI.	Schematic 11, A1U94A, PIN 5
HRECL	HI, Reset Clock. Clocking signal for digital delay and trigger generator during reset function (LRST=LO).	Schematic 8, A1U68B, PIN 6
HRES	HI, Reset. Reset pulse used in digital delay and trigger generator circuit. HRES is derived from LRST.	Schematic 8, A1U68A, PIN 10
HR1	HI, Reset 1. When HI, HR1 indicates that a reset has been requested and will happen on next input clock.	Schematic 11, A1U93A, PIN 6
HRSTR	HI, Reset Start. Reset control signal. When RESET pushbutton is depressed, HRSTR initiates manual reset.	Schematic 4, RESET switch A5S1D
HSA	HI, Select A. Display control signal (dc level). HSA=HI when table A is selected for display.	Schematic 4, B pushbutton A4S1E
HSB	HI, Select B. Display control signal (dc level). HSB=HI when table B is selected for display.	Schematic 4, A pushbutton A4S1B, or Schematic 16, A8U37D, PIN 8
HSSS	HI, Single Sample Start. Complement of LSSS. In table displays, HSSS disables HVGT at instrument turn-on ensuring display on CRT in SINGLE mode. HSSS=HI at instrument turn-on. Once LRST occurs, HSSS remains LO.	Schematic 19, A8U6A, PIN 5
HSTAB	HI, Store A in B. B-memory control signal. When STORE A→B pushbutton is pressed, contents of A-memory are written into B-memory during display cycle.	Schematic 4, STORE A→B switch A4S1A
HSTR	HI, Start. Data acquisition/display control signal (dc level). HSTR=HI when START DSPL is selected or map mode is selected.	Schematic 10, A7U9B, PIN 5

Table 4-2. Model 1600A Mnemonics (Cont'd)

TERM	FUNCTION	ORIGIN
HSWA	HI, Select Write Address. Address control signal. When HSWA is HI, memory is addressed by write address counter.	Schematic 10, A1U46B, PIN 8
HTAD	HI, Table A Displayed. Display control signal indicating table A is currently being displayed.	Schematic 16, A8U30A, PIN 5
HTB	HI, Trigger Bus. Data acquisition control signal (dc level). HTB=HI when SRC LOCAL/BUS switch is set to BUS. When HI, Model 1600A will trigger only when its trigger word and the Model 1607A trigger word are true simultaneously in the trigger bus mode.	Schematic 4, LOCAL/BUS Switch A7S1E
HTBD	HI, Table B Displayed. Display control signal indicating table B is currently being displayed.	Schematic 16, A8U30A, PIN 6
HTC	HI, Terminal Count. Data index control signal. HTC=HI when data index counter is at terminal count.	Schematic 11, A1U94B, PIN 9
HTRG	HI, Trigger. HTRG goes HI when trigger word is found and remains HI until data acquisition section is reset.	Schematic 11, A1U88D, PIN 11
HTWO	HI, Trigger Word ON. Data acquisition control signal (dc level). HTWO enables TRIGGER WORD switches. HTWO=HI when OFF/WORD switch is set to WORD (in position).	Schematic 4, WORD OFF/ON Switch A8S1F
HVGT	HI, Vertical Greater Than. Display control signal to blank CRT when display section addresses invalid data in memory. HVGT=HI when vertical state count is greater than data index count.	Schematic 11, A1U97, PIN 15
HWE	HI, Write Enable. Data index control signal. HWE=HDQ•HCL•LDR.	Schematic 11, A1U88A
HXRPR	HI, External Repetitive Reset. External repetitive reset signal to Model 1607A.	Schematic 18, A8U6B, PIN 10
H0-H3	Horizontal State Count. Each four-bit word indicates address of a specific bit of current displayed word.	Schematic 16, A8U28, PINS 11, 12, 13 and 14
LARM	LO, Armed. Control signal trigger generator circuit and indicator and control logic. LARM=LO when ARM and HARME are both HI, or when HARME=LO.	Schematic 8, A1U71A, PIN 6
LA≠B	LO, A not equal to B. Reset control signal in HALT A≠B sample mode. When A-memory contents differ from B-memory contents; LA≠B disables the repetitive reset circuit, locking the Model 1600A in the single sample mode.	Schematic 19, A8U23B, PIN 8
LCRCL	LO, Circle. Complement of HCRCL.	Schematic 16, A8U20B, PIN 9

Table 4-2. Model 1600A Mnemonics (Cont'd)

TERM	FUNCTION	ORIGIN
LDQ	LO, Display Qualified. Complement of HDQ.	Schematic 7, A1U41C, PIN 8
LDR	LO, Data Ready. Control signal used to initiate display cycle. LDR goes LO when data acquisition is complete.	Schematic 11, A1U92, PIN 8
LDSPR	LO, Display Reset. Display reset signal.	Schematic 19, A8U12B, PIN 8
LΔT	LO, Delta T. Clocking signal for pattern recognition, data index and control, and memory. LΔT is derived from PCLK.	Schematic 9, A1U42B, PIN 8
LECMP	LO, Enable Compare. Enable signal for trigger word intensify comparator U86.	Schematic 7, DISPLY/TRIG Switch A1S1C, Schematic 4, OFF/WORD Switch A7S1F
LEXOR	LO, Exclusive OR. Control signal (dc level). When LEXOR=LO, A-memory data is compared with B-memroy data and bit differences are displayed as intensified one's.	Schematic 4, A & (A⊕B) Switch A4S1D
LGD	LO, Good Data. Complement of HGD.	Schematic 19, A8U15D, PIN 11
LHAB	LO, Halt A not equal B. Reset control signal (dc level). LHAB is used to derive LA≠B.	Schematic 4, HALT A≠B switch A5S1B
LHZ	LO, Horizontal Zero. One/Zero Switch A7U19A control signal. When LHZ=LO; horizontal one/zero switch is turned on, applying 100-kHz sine wave to CRT X-axis.	Schematic 15, A8U33, PIN 7
LMAP	LO, Map. Display Control signal (dc level). LMAP=LO when a map display mode is selected.	Schematic 4, MAP NORM/EXP switches A4S1F/G
LNARM	LO, No Arm. NO ARM indicator light control signal, LNARM=LO when no arming signal has occurred for more than approximately 100 ms.	Schematic 13, A1U72B, PIN 8
LNCK	LO, No Clock. NO CLOCK indicator light control signal. LNCK=LO when no clock signal has occurred for more than approximately 100 ms.	Schematic 13, A1U47D, PIN 11
LNDLY	LO, No Delay. Data acquisition control signal (dc level). LNDLY=LO when DELAY OFF/ON switch is set to OFF.	Schematic 4, DELAY OFF/ON Switch A7S1A
LRHS	LO, Reset HI Start. Start flip-flop reset signal.	Schematic 11, A1U93A, PIN 5
LRST	LO, Reset. Reset signal for data acquisition section. LRST occurs at end of display cycle.	Schematic 18, A8U17, PIN 8

Table 4-2. Model 1600A Mnemonics (Cont'd)

TERM	FUNCTION	ORIGIN
LR2	LO, Reset 2. Data index and control reset signal.	Schematic 11, A1U93B, PIN 7
LSS	LO, Single Sample. Reset control signal (dc level). LSS=LO when SGL sample mode is selected	Schematic 4, SGL Switch, A5S1C
LSSS	LO, Single Sample Start. LSSS disables blanking and display reset at instrument turn-on ensuring display on CRT in single sample mode. LSSS=LO at instrument turn-on. First LRST sets LSSS=HI.	Schematic 19, A8U6A, PIN 6
LSWA	LO, Select Write Address. Complement of HSWA.	Schematic 10, A1U46B, PIN 7
LTRG	LO, Trigger. LTRG is inverted and routed to display section to control blanking.	Schematic 11, A1U91, PIN 8
LTRQ	LO, Trigger Qualified. Qualifier control signal. When LTRQ=LO, HDQ is held HI.	Schematic 7, DSPLY/TRIG Switch A1S1C
LVTC	LO, Vertical Terminal Count. Display control signal. LVTC indicates vertical state counter is at terminal count.	Schematic 16, A8U36A, PIN 2
LVZ	LO, Vertical Zero. One/Zero Switch U19B control signal. When LVZ=0; vertical one/zero switch is turned on, applying 100-kHz sine wave to CRT Y-axis.	Schematic 15, A8U33, PIN 4
LWDX	LO, Write Disable External. B-memory control signal from external device on I/O bus. LWDX=LO disables B-memory write function.	Schematic 22, J6, PIN 5
LWE1	LO, Write Enable 1. Memory address control signal. LWE1=LO enables HSWA and LSWA.	Schematic 11, A1U90A, PIN 6
LWE2	LO, Write Enable 2. Clock signal for write address counter.	Schematic 11, A1U90B, PIN 8
LXBNK	LO, External Blanking. Blanking control signal from Model 1607A. LXBNK blanks table B character currently addressed.	Schematic 22, J6, PIN 21
LXMR	LO, External Manual Reset. External manual reset signal to Model 1607A for data index and control circuitry.	Schematic 18, A8U16B, PIN 9
LXPG1	LO, External Plugged 1. External Display control signal from Model 1607A. LXPG1 allows Model 1607A to control reset, table B blanking, and table B format.	Schematic 22, J6, PIN 24
LXPG2	LO, External Plugged 2. External B-memory control signal. LXPG2 enables an external device to override B-memory.	Schematic 22, J6, PIN 25
LXPG3	LO, External Plugged 3. External B-memroy control signal. LXPG3 enables data from an external device to be written into B-memory.	Schematic 22, J6, PIN 3

Table 4-2. Model 1600A Mnemonics (Cont'd)

TERM	FUNCTION	ORIGIN
LXPMP	LO, Expand Map. Display control signal (dc level). LXPMP=LO when EXP map mode is selected	Schematic 4, EXP switch A4S1G
L1600	LO, 1600. Control signal to Model 1607A enabling the Model 1600A to exercise control of the Model 1607A display section.	Schematic 22, I/O PORT Connector J6, PIN 35
LØ	LO, Zero. Blanking control signal indicating vertical state count=0. LØ blanks word 0 in map to prevent false vectors from being displayed.	Schematic 17, A8U21C, PIN 8
MD0-15	Map Data Bits 0-15. 16-bit parallel data from A-memory applied to horizontal and vertical decoders. MD0-15 drive the D/A converters in map display modes.	Schematic 12, A1U35-38, PINS 4, 7, 9, and 12
NCLK	Negative (Transition) Clock. A buffered TTL reproduction of the clocking signal from the system under test, the complement of PCLK.	Schematic 5, CLOCK INPUT Connector A1J1, PIN 11
PCLK	Positive (Transition) Clock. A buffered TTL reproduction of the clocking signal from the system under test.	Schematic 5, CLOCK INPUT Connector A1J1, PIN 12
Q0, Q1	Qualifiers 0 and 1. Input qualifier bits 0 and 1 from data probes.	Schematic 5, Q1, Q0/ INPUTS 15 - 12 Connector A1J2, PINS 11 and 12
SI	Slope Invert. Clock slope command signal to the Clock Probe. The complement of SS. SI=HI when CLOCK is ⌐ (out) and LO when CLOCK is ¬ (in).	Schematic 5, CLOCK ⌐/¬ Switch A1S1B
SQ0H, SQ1H	Buffered QUALIFIER Q0/Q1 switch outputs for HI position. TERM=+5 V when applicable switch is set to HI and ≈0 V when set to OFF or LO.	Schematic 6, A1U24A, PIN 2; A1U24B, PIN 4
SQ0L, SQ1L	Buffered QUALIFIER Q0/Q1 switch outputs for LO position. TERM=+5 V when applicable switch is set to LO and ≈0 V when set to OFF or HI.	Schematic 6, A1U24C, PIN 6; A1U24F, PIN 5
SS	Slope Switch. Clock slope command signal to Clock Probe. SS and SI control PCLK and NCLK leading edge transitions in reference to clocking signal from system under test. SS=LO when CLOCK is ⌐ (out) and HI when CLOCK is ¬ (in).	Schematic 5, CLOCK ⌐/¬ Switch A1S1B
S0H-S15H	Buffered TRIGGER WORD switch outputs for HI position. TERM=+5 V when applicable switch is set to HI and ≈0 V when set to OFF or LO.	Schematic 6, A1U19 thru U24
S0L-S15L	Buffered TRIGGER WORD switch outputs for LO position. TERM=+5 V when applicable switch is set to LO and ≈0 V when set to OFF or HI.	Schematic 6, A1U19 thru U24
THRES-HOLD	a dc level applied to the Clock and Data Probes which matches probe comparator switching threshold to the switching threshold of the system under test.	Schematic 5, A1U48, PIN 6
TQ0, TQ1	Temporary storage flip-flop qualifier output bits 0 and 1.	Schematic 7, A1U9, PINS 6 and 8

Table 4-2. Model 1600A Mnemonics (Cont'd)

TERM	FUNCTION	ORIGIN
$\overline{TQ0}$, $\overline{TQ1}$	Complemented temporary storage flip-flop qualifier output bits 0 and 1.	Schematic 7, A1U9, PINS 5 and 9
T0-T15	Temporary storage flip-flop output bits 0 through 15.	Schematic 7, A1U1 thru U8, PINS 6 and 8
$\overline{T0\text{-}T15}$	Complemented temporary storage flip-flop output bits 0 through 15.	Schematic 7, A1U1 thru U8, PINS 5 and 9
V0-V3	Vertical State Count. Four-bit address of word currently being displayed.	Schematic 16, A8U29, PINS 11, 12, 13, and 14
VM0-5	Vertical Multiplexer 0-5. 6-bit coded data that selects location where words are written on the CRT. This code separates the words into groups of 2 and 4.	Schematic 16, A8U29, PINS 11 - 14 A7U7B, PIN 6 A7U8, PIN 4
WA0-WA3	Write Address Count. WA0-WA3 address memory during write function.	Schematic 10, A1U6, PINS 14, 13, 12, and 11
XDSPD	External Display Data. Data bit from Model 1607A currently being addressed by XVO-XV3 and XH0-XH3. Signal is routed to Model 1600A via I/O Bus for display on table B.	Schematic 22, I/O PORT J6, PIN 14
XH0-XH3	External Horizontal State Count. Bit address from Model 1600A display section routed to Model 1607A.	Schematic 16, A8U41, PINS 11, 8, 3, and 6
XV0-XV3	External Vertical State Count. Word address from Model 1600A display section routed to Model 1607A.	Schematic 16, A8U42, PINS 11, 8, 3, and 6
1D0-3, 2D0 2D3, 3D0, 3D3, 4D0, 4D3, 5D0, 5D3	Outputs form DELAY switch used to derive HE. Term is XDY where X=decade and Y=bit of 4-bit code.	Schematic 8, A10S1

SECTION V

PERFORMANCE CHECK AND ADJUSTMENTS

5-1. INTRODUCTION.

5-2. This section contains performance checks and adjustment procedures for the Model 1600A. The performance tests, which begin with paragraph 5-7, verify that the instrument meets published specifications (table 1-1). Adjustment procedures, beginning with paragraph 5-21, are provided to help maintain the instrument within specification limits.

5-3. RECOMMENDED TEST EQUIPMENT.

5-4. Equipment required for the performance checks, adjustment procedures, and troubleshooting is listed in table 5-1. Any equipment that satisfies the critical specification given in the table may be substituted for recommended models.

5-5. CHECK RECORD.

5-6. A Performance Check Record form is provided at the end of this section for the purpose of recording the results of the performance checks. This form may be removed from the manual and retained as a permanent record of the incoming inspection or routine maintenance performed on the instrument. Be sure to include the instrument serial number on the record for identification.

5-7. PERFORMANCE CHECKS.

5-8. The following checks verify that the instrument is operating within the specifications outlined in table 1-1 of this manual. If it has been determined, after completing the performance checks, that the instrument does not meet one or more of its specifications; refer to paragraph 5-21, Adjustment Procedures, and Section VIII, Schematics and Troubleshooting.

5-9. INITIAL OPERATIONAL CHECK. Perform the operator's checks listed in Section III to verify proper operation of the display functions in the 1600A. To verify proper operation of the instrument acquisition functions, perform the following procedure.

NOTE

The test equipment setup for the initial operational check is used as a basis for several functional and specification checks.

a. Connect equipment as shown in figure 5-1.

b. Apply waveform shown in figure 5-2B to clock probe input. Apply waveform shown in figure 5-2A to data probe inputs 0-15.

c. Set Model 1600A controls as follows:

CLOCK	⌐
THLD	TTL
QUALIFIER Q1, Q0	OFF
SAMPLE MODE	REPET
START DSPL	ON
TRIGGER MODE	
NORM/ARM	NORM
LOCAL/BUS	LOCAL
WORD	ON
TRIGGER WORD	
MAP LOCATOR	ALL HI
DISPLAY MODE	TABLE A

d. Alternately switch each TRIGGER WORD switch to LO and back to HI. Observe that NO TRIG lamp turns on and loss of display occurs when switch is set to LO.

e. Ground each data probe separately. Observe that loss of display and no trigger indication occur when probe is grounded.

5-10. SPECIFICATION CHECK. The following paragraphs check the instrument performance to specifications listed in table 1-1.

5-11. Repetition Rate. Specification: 0 to 20 MHz.

a. Set 1600A controls per paragraph 5-9, step c, and apply waveforms shown in figure 5-3.

b. Observe that display is all 1's and NO CLOCK and NO TRIG indicators are off. This check verifies that the 1600A is properly accepting data at the maximum specified repetition rate.

5-12. Input RC: Specification: Probe, 40 kΩ +3 kΩ shunted by less than 14 pF.

a. Using a multimeter, measure the resistance between each data-probe input and ground. Also measure the resistance between clock-probe input and ground. Observe that input impedance of clock and data probes is 40 kΩ ±3 kΩ.

b. Using LCR meter, measure shunt capacitance between each data-probe and clock-probe input

Table 5-1. Recommended Test Equipment

Instrument		Required Characteristics	Required For
Type	Model		
Clock Probe	HP 10230B	No substitute	Performance Check and Troubleshooting
Six-bit Data (3) Probe	HP 10231B	No substitute	Performance Check and Troubleshooting
Monitor Oscilloscope	HP 180 Mainframe with plug-ins	General purpose, >100 MHz; Sweep Speeds of 10 ns/DIV	Performance Check, Adjustments, and Troubleshooting
Vertical Plug-in	HP 1805A	50-ohm input, 100-MHz bandwidth	Performance Check, Adjustments, and Troubleshooting
Time Base Plug-in	HP 1825A	10 ns/div	Performance Check, Adjustments, and Troubleshooting
Pulse Generators (2)	HP 8013B	Adjustable 0 to 20 MHz; Adjustable 0 to 5 V pk amplitude; Positive and Negative Polarity; Adjustable 20 ns to 0.5-μs width; Adjustable 0 to 5-V offset	Performance Check and Troubleshooting
Multimeter	HP 3469B	Dc current 0 to 30 μA; dc voltage, 0 to 10 V; Resistance, 0 to 43 kilohms	Performance Check, Adjustments, and Troubleshooting
LCR Meter	HP 4332A	Capacitance, 0 to 25 pF	Performance Check and Troubleshooting
50-ohm BNC feedthrough	HP 11048B	50-ohm feedthrough termination	Performance Check
Function Generator	HP 3310A	±10 V offset, ±15 V pulse	Performance Check
Counter	HP 5300A HP 5302A	Period Measurement	Performance Check
Logic Analyzer	HP 1601A	Pattern recognition and State Display	Troubleshooting
Logic Trouble-shooting Kit	HP 5015T	Logic Pulser, Logic Probe, Logic Clip	Troubleshooting
High Voltage Probe	K05-3440A	1000:1 divider ratio 10 G Ω input Z	Adjustments and Troubleshooting



TEST EQUIPMENT SETUPS

PULSE GENERATOR

RATE GENERATOR A	INTERNAL RATE OF APPROX 1 MHz
RATE GENERATOR B	EXT
DELAY GENERATOR	DELAY OUTPUT OF .01 to .1 μs
OUTPUT GENERATOR A	WIDTH: 0.03 μs OFFSET: 0 Vdc AMPL: +3 V pk
OUTPUT GENERATOR B	WIDTH: 0.03 μs OFFSET: 0 Vdc AMPL: +3 V pk
MONITOR SCOPE	ADJUST TO VIEW STABLE DISPLAY (TRIGGER ON CHANNEL A SIGNAL)

LEGEND

1. MODEL 1600A
2. CLOCK INPUT
3. DATA INPUTS
4. RATE GENERATOR
5. TRIG OUTPUT
6. DELAY GENERATOR
7. TRIGGER INPUT
8. OUTPUT GENERATOR A OUTPUT +
9. OUTPUT GENERATOR B OUTPUT +
10. CHANNEL A
11. CHANNEL B

1600A-046-09-75

Figure 5-1. Operational Check Test Setup



Figure 5-2. Operational Check Input Waveforms



Figure 5-3. Repetition Rate Test Waveforms

and ground. Observe that each input capacitance is less than 14 pF.

5-13. Input Bias Current. Specification: Less than 30 μA.

a. Set THLD to VAR and using a multimeter, monitor VAR MEAS and adjust VAR SET for —10 Vdc.

b. Using multimeter, measure current between each input clock and data probe and ground. Observe that current is less than 30 μA.

5-14. Input Threshold/Swing. Input threshold specification: TTL, fixed at approximately 1.5 Vdc; variable, to ±10 Vdc. Input swing: 0.5 V +5% of threshold voltage p-p (min). Input level: —15 Vdc to +15 Vdc.

a. Apply power to the Model 1600A and set THLD to VAR.

b. Using multimeter, monitor VAR MEAS while varying VAR SET from limit to limit. Verify that voltage swing is smooth and that limits are greater than or equal to ±10 Vdc.

c. Connect test equipment as shown in figure 5-4.

d. Apply test waveform shown in figure 5-5A to clock- and data probe inputs of the 1600A.

e. Set Model 1600A controls as follows:

CLOCK	⌐¬
THLD	TTL
START DSPL	ON
WORD	ON
QUALIFIER	
DISPLY/TRIG	TRIG
Q1, Q0	HI
TRIGGER WORD	
MAP LOCATOR	Bits 0-15 HI

f. Observe that front-panel indicator lights are off.

g. Alternately switch each TRIGGER WORD switch to LO and back to HI. Observe that NO TRIG indicator lamp comes on when switch is set to LO.

h. Apply test waveform shown in figure 5-5B to clock- and data-probe inputs.

i. Set THLD to VAR and adjust VAR SET for valid clock and data inputs (indicator lights off).

j. Repeat step g.

k. Remove 50-ohm scope load.

l. Apply test waveform shown in figure 5-5C.

m. Adjust VAR SET for valid data and clock inputs (indicator lights off).



TEST EQUIPMENT SETUPS

FUNCTION GENERATOR		
RATE	1 MHz	
FUNCTION	PULSE	⌐¬
OFFSET	+1.5 Vdc	
PULSE AMPLITUDE 0.55 V pk-pk (SYMMETRICAL ABOUT OFFSET)		

LEGEND

1. MODEL 1600A
2. VAR MEAS
3. CLOCK INPUT
4. DATA INPUTS
5. HIGH LEVEL OUTPUT
6. CHANNEL A

Figure 5-4. Threshold/Logic Swing Test Setup

n. Repeat step g.

o. Apply test waveform shown in figure 5-5D.

p. Adjust VAR SET for valid clock and data inputs (indicator lights off).

q. Repeat step g.

r. Apply test waveform shown in figure 5-5E.

s. Adjust VAR SET for valid clock and data inputs (indicator lights off).

t. With multimeter connected to VAR MEAS, adjust VAR SET from —1 Vdc to —10 Vdc. Verify that 1600A remains triggered.

u. Apply test waveform shown in figure 5-5F.



Figure 5-5. Threshold/Logic Swing Test Waveforms

v. Adjust VAR SET to obtain trigger (indicator lights off).

w. With multimeter connected to VAR MEAS, adjust VAR SET from +1 Vdc to +10 Vdc. Verify that 1600A remains triggered.

5-15. Minimum Clock-pulse Width. Specification: 20 ns at threshold.

a. Connect test setup as shown in figure 5-1 and set 1600A controls as described in paragraph 5-9, step c. Apply test waveforms shown in figure 5-3.

b. Slowly decrease width of pulse applied to CLOCK INPUT of 1600A. Verify that NO CLOCK and NO TRIG indicator lights remain OFF for clock-pulse widths greater than or equal to 20 ns.

5-16. Minimum Data-pulse Width. Specification: 25 ns at threshold.

a. Connect equipment as shown in figure 5-1 and set 1600A controls as described in paragraph 5-9, step c. Apply test waveforms shown in figure 5-3.

b. Slowly decrease width of pulse applied to DATA INPUTS of Model 1600A. Observe that Model 1600A remains triggered for pulse widths greater than or equal to 25 ns.

5-17. Setup and Hold Time. Specification: Setup Time, 20 ns minimum; Hold Time, 0 ns minimum.

a. Connect test setup as shown in figure 5-1, and set 1600A controls as described in paragraph 5-9, step c.

b. Apply waveforms shown in figure 5-6A.

c. Slowly decrease delay time between leading edge (⌐‾) of clock pulse and leading edge (⌐‾) of data pulse. Observe that 1600A remains triggered and display is stable for delay times greater than or equal to 20 ns.

d. Adjust delay time between pulses so that trailing edge (‾⌐) of data pulse is coincident with leading edge (⌐‾) of clock pulse as shown in figure 5-6A (hold time). Observe that stable display occurs for 0 hold time.

e. Switch 1600A clock slope to (‾⌐). Complement pulse generator output to clock probe.

f. Apply waveform shown in figure 5-6B.

g. Slowly decrease delay time between leading edge (‾⌐) of clock pulse and leading edge (⌐‾) of data pulse. Observe that 1600A remains triggered and display is stable for delay times greater than or equal to 20 ns.



A. POSITIVE DATA/POSITIVE CLOCK SETUP AND HOLD TIMES



B. POSITIVE DATA/NEGATIVE CLOCK SETUP AND HOLD TIMES



C. NEGATIVE DATA/NEGATIVE CLOCK SETUP AND HOLD TIME



D. NEGATIVE DATA/POSITIVE CLOCK SETUP AND HOLD TIME

1600A-051-09-75

Figure 5-6. Setup and Hold Waveforms

h. Adjust delay time between pulses so that trailing edge (⌝⌞) of data pulse is coincident with leading edge (⌝⌞) of clock pulse as shown in figure 5-6B (hold time). Observe stable display for 0 hold time.

i. Complement output of pulse generator to data probes, and set all 1600A TRIGGER WORD switches to LO.

j. Apply waveforms shown in figure 5-6C.

k. Slowly decrease delay time between leading edge (⌝⌞) of clock pulse and leading edge (⌝⌞) of data pulse. Observe that 1600A remains triggered and stable display of all zeros occurs for delay times greater than or equal to 20 ns.

l. Adjust delay time between pulses so that trailing edge (⌟⌜) of data pulse is coincident with leading edge (⌝⌞) of clock pulse as shown in figure 5-6C (hold time). Observe that stable display occurs for 0 hold time.

m. Switch 1600A clock slope to (⌟⌜) and set pulse generator clock output to normal.

n. Apply waveforms shown in figure 5-6D.

o. Slowly decrease delay time between leading edge (⌟⌜) of clock pulse and leading edge (⌝⌞) of data pulse. Observe that 1600A remains triggered and display is stable for delays greater than or equal to 20 ns.



TEST EQUIPMENT SETUPS

PULSE GENERATOR

RATE GENERATOR A	INTERNAL RATE OF APPROX 1 MHz
RATE GENERATOR B	EXT
DELAY GENERATOR	DELAY OUTPUT OF .01 to .1 μs
OUTPUT GENERATOR A ..	WIDTH: 0.03 μs OFFSET: 0 Vdc AMPL: +3 V pk
OUTPUT GENERATOR B ..	WIDTH: 0.03 μs OFFSET: 0 Vdc AMPL: +3 V pk
MONITOR SCOPE	ADJUST TO VIEW STABLE DISPLAY (TRIGGER ON CHANNEL A SIGNAL)

LEGEND

1. MODEL 1600A
2. CLOCK INPUT
3. TRIG ARM IN
4. RATE GENERATOR
5. TRIG OUTPUT
6. DELAY GENERATOR
7. TRIGGER INPUT
8. OUTPUT GENERATOR A
9. OUTPUT GENERATOR B
10. CHANNEL A
11. CHANNEL B

Figure 5-7. Trigger Arm Test Setup

p. Adjust delay time between pulses so that trailing edge (⌋‾) of data pulse is coincident with leading edge (⌊‾) of clock pulse as shown in figure 5-6D (hold time). Observe that stable display occurs for 0 hold time.

5-18. Trigger Arm Input. Specification: Input Impedance, 50 ohms: Input Levels, 0 V ≤LOW <0.4 V, 2 V <HIGH <5 V; Pulse Width, 15 ns minimum at 1.5 V.

a. Remove power from 1600A.

b. Using multimeter, measure input impedance of the trigger arm input. Observe that measured value is 50Ω ±2Ω.

c. Reapply power to 1600A.

d. Set 1600A controls as follows:

CLOCK	⌊‾
THLD	TTL
QUALIFIERS Q0, Q1	OFF
SAMPLE MODE	REPET
START DSPL	ON
TRIGGER MODE	
NORM/ARM	ARM
LOCAL/BUS	LOCAL
WORD	ON
TRIGGER WORD	ALL LO

e. Connect test equipment as shown in figure 5-7, and apply waveforms shown in figure 5-8 to CLOCK INPUT and TRIG ARM input.

f. Connect PATTERN TRIG OUT from 1600A to channel A of oscillosocpe. Trigger oscilloscope on channel A input.

g. Set oscilloscope control for sweep speed of 5 ms and pulse generator A to single pulse.

h. Depress pulse generator manual (single pulse) pushbutton. Observe that a sweep occurs for every pulse input.

i. Set pulse generator A to ≈1 MHz, and apply waveforms shown in figure 5-8.



Figure 5-8. Trigger Arm Input Test Waveforms

j. Adjust pulse generator delay to 75 ns.

k. Set oscilloscope control for sweep speed of 5 ms and pulse generator A to single pulse.

l. Depress pulse generator manual (single pulse) pushbutton. Observe that triggered sweep occurs every other pulse input. This verifies the trigger arming conditions specified in table 1-1.

5-19. Display Time. Specification: Variable from <200 ms to >5 s.

a. Set up test equipment per paragraph 5-9, steps a, b, and c.

b. Remove power from 1600A and remove bottom cover.

c. Set up timer counter to measure period and connect timer counter input to A1U68, pin 10.

CAUTION

Exercise care to prevent shorting between adjacent pins.

d. Apply power and observe timer counter measurement while varying DISPLAY TIME control from full CCW to full CW positions. Measurements should vary from less than 200 ms for full CCW position of DISPLAY TIME to greater than five seconds for full CW position.

5-20. Pattern Trigger and Delayed Trigger Outputs. Specification: High, >2 V into 50 ohms; Low, <0.4 V into 50 ohms; Width, ≈25 ns.

a. Setup test equipment per paragraph 5-9, steps a, b, and c.

b. Connect PATTERN TRIG OUT and DELAYED TRIG OUT to channels A and B inputs respectively of oscilloscope.

c. Set delay to all 0's. Observe that output pulses meet specifications listed above.

5-21. ADJUSTMENT PROCEDURES.

WARNING

Read the Safety Summary at the front of this manual before performing adjustment procedures.

5-22. The following is a complete adjustment procedure for the Model 1600A. These procedures should be performed only if it has previously been established by the performance checks that the instrument is out of adjustment. The adjustments can be made separately following repairs to the instrument or in sequence as part of a periodic calibration procedure. The location of adjustments and test points are shown in figures accompanying the adjustment procedures.

CAUTION

Adjustments are performed with top and bottom covers removed. Exercise care to avoid shorting or damaging the internal parts of the instrument.





Figure 5-9. +5 Volt Power Supply Adjustment Location

5-23. +5 VOLT POWER SUPPLY ADJUSTMENT. (Refer to schematic 2 and figure 5-9.)

a. Remove power from 1600A.

b. Remove top and bottom covers.

c. Apply power to 1600A.



Figure 5-10. Timing Adjustment Locations

d. While monitoring +5-volt power supply at test point TP1 with respect to ground (TP2), adjust A3R18 for +5 V ±0.01 V with all probes connected.

5-24. TIMING ADJUSTMENTS. (Refer to schematic 9 and figures 5-10 and 5-11.)

a. Connect equipment as shown in figure 5-1.

b. Perform steps b and c of paragraph 5-9.

c. Switch TRIGGER WORD bit 0 to LO and set Model 1600A to END DSPL mode. Verify that NO TRIG light is on.



Figure 5-11. Timing Adjustment Waveforms

d. Disconnect monitor oscilloscope inputs from pulse generator outputs.

e. Externally trigger monitor oscilloscope from clock pulse (OUTPUT A).

f. Set oscilloscope sweep for 50 ns/cm and oscilloscope vertical sensitivity for 1 volt with X10 probe. Set oscilloscope sweep expand to X10.

g. Adjust pulse generator rate for 10 MHz.

h. Monitor PCLK at A1U5, pin 3. Adjust monitor oscilloscope to position 1.5 V point on positive edge of PCLK at a reference point.

i. Monitor LWE at A1TP4. Adjust A1C33 for maximum delay between LWE and PCLK.

j. Adjust A1R49 to position LWE 28 ns from PCLK reference.

k. Adjust A1C37 to obtain 26 ns width for LWE.

l. Monitor delay clock (HDL) at A1TP3. Set trailing edge of HDL 2 ns in advance of trailing edge of LWE by adjusting A1C41.

5-25. HIGH VOLTAGE SUPPLY ADJUSTMENT. (Refer to schematic 3 and figure 5-12.)

a. Monitor high voltage at solder connection of W6 (yellow wire).

b. Adjust A2R17 for —2450 V ±50 V.

5-26. DISPLAY ADJUSTMENTS. (Refer to schematics 3 and 21, and figures 5-12, 5-13, and 5-14.)

a. Set up Model 1600A per paragraph 3-48, steps a and b of the operator's checks and adjustments.



Figure 5-12. High Voltage and Display Adjustment Locations



Figure 5-13. Rear Panel Adjustments

b. Adjust X-POSITION and Y-POSITION on rear panel to center display on CRT screen.

c. Adjust X-GAIN and Y-GAIN to obtain full screen display.

d. With INTENSITY (front panel) set to full CW position, adjust INT LIM A2R32 and FOCUS (front panel) to obtain brightest, focused display that can be completely blanked by COLUMN BLANKING control.

e. Adjust ASTIG (rear panel) and PAT (A2R39) to optimize appearance of display.

f. Adjust TRACE ALIGN (rear panel) to obtain display that is parallel to graticule marks.

g. Adjust character size A7R21 from full CW to full CCW. Verify that display remains on screen.

h. Adjust character size A7R21 for slight space between zeros. Displayed characters should be as large as possible without overlap.

i. Select NORM MAP display mode.

j. Adjust A7R71 (MAP ADJ) for shortest trace between dot locations.



Figure 5-14. Map and Character Size Adjustment/ 32-bit Word Modification

5-27. CUSTOMER MODIFICATIONS.

5-28. 32-BIT WORD DISPLAY. (See figure 5-14.) The Model 1600A displays two 16-bit wide tables in the A & B and A & (A⊕B) modes as shipped from the factory. If it is desirable to display one 32-bit wide table on the CRT with proper octal format when BYTE is set to 3 BIT (10 3-bit bytes with 2 MSB's left over), modify Model 1600A Analog Display Board A7 as follows:

a. Turn off instrument power and remove power cable from rear-panel connector.

b. Remove Analog Display Board A7 from 1600A (see disassembly procedure in Section VIII).

c. Remove 10-ohm resistor A7R85.

d. Install 10-ohm resistor A7R84 (not installed at factory).

e. Reinstall Analog Display Board A7 in 1600A. The 1600A will now display one 32-bit wide table in the A & B and A & (A⊕B) display modes.

PERFORMANCE CHECK RECORD

MODEL 1600A

Instrument Serial Number _____ Date _____

Check	Specification	Measured
INITIAL OPERATIONAL CHECK DISPLAY	16 Bits 16 Words all ones	
REPETITION RATE	0 to 20 MHz	_____
INPUT RC		
Input Resistance	40 kΩ ±3 kΩ	_____
Shunt Capacitance	≤14 pF	_____
INPUT BIAS CURRENT		
Clock-& Data-Probe Inputs	≤30 μA	_____
INPUT THRESHOLD/SWING	.5 V +5% of THLD	
VAR MEAS/SET Swing	≥ +10 Vdc	_____
	≤—10 Vdc	_____
0 V Threshold	Valid Data	_____
+10 V Threshold	Valid Data	_____
—10 V Threshold	Valid Data	_____
—15 V Peak	Valid Data	_____
+15 V Peak	Valid Data	_____
MINIMUM CLOCK PULSE WIDTH		
Applied pulses >20 ns	20 ns min	_____
MINIMUM DATA PULSE WIDTH		
Applied pulse >25 ns	25 ns min	_____
SETUP and HOLD TIME		
Setup Time	20 ns min	_____
Hold Time	0 ns min	_____

PERFORMANCE CHECK RECORD (Cont'd)

MODEL 1600A

Instrument Serial Number _____ Date _____

Check	Specification	Measured
TRIGGER ARM INPUT		
Input Impedance	50 Ω ±2 Ω	_____
Levels		
HI	>2 V, <5 V	_____
LO	>0 V, <0.4 V	_____
Arming Condition	<45 ns	_____
	>75 ns	_____
DISPLAY TIME		
Display Time CCW	<200 ms	_____
Display Time CW	>5 sec	_____
PATTERN TRIGGER and DELAY TRIGGER OUTPUTS	into 50 Ω	_____
Pattern Trigger Output	2 V < HI > 5 V pk	_____
	0 V < LO >.4 V pk	_____
Delay Trigger Output	2 V < HI > 5 V pk	_____
	0 V < LO >.4 V pk	_____
WIDTH	≈25 ns	_____

SECTION VI

REPLACEABLE PARTS

6-1. INTRODUCTION.

6-2. This section contains information for ordering replacement parts. The abbreviations used in the parts list are described in table 6-1. Table 6-2 lists the parts in alphanumeric order by reference designation and includes the manufacturer and manufacturer's part number. Table 6-3 contains the list of manufacturers' codes.

6-3. ORDERING INFORMATION.

6-4. To obtain replacement parts from Hewlett-Packard, address order or inquiry to the nearest Hewlett-Packard Sales/Service Office and supply the following information:

a. Instrument model and serial number.

b. HP part number of item(s).

c. Quantity of part(s) desired.

d. Reference designation of part(s).

6-5. To order a part not listed in the table, provide the following information:

a. Instrument model and serial number.

b. Description of the part, including function and location in the instrument.

c. Quantity desired.

Table 6-1. Abbreviations for Replaceable Parts List

A	AMPERE(S)	H	HENRY(IES)	NPN	NEGATIVE-POSITIVE-NEGATIVE	RWV	REVERSE WORKING VOLTAGE
ASSY	ASSEMBLY	HG	MERCURY				
		HP	HEWLETT-PACKARD	NSR	NOT SEPARATELY REPLACEABLE	S-B	SLOW-BLOW
BD	BOARD(S)	HZ	HERTZ			SCR	SILICON CONTROLLED RECTIFIER
BH	BINDER HEAD						
BP	BANDPASS	IF	INTERMEDIATE FREQ.				
		IMPG	IMPREGNATED	OBD	ORDER BY DESCRIPTION	SE	SELENIUM
C	CENTI (10^{-2})	INCD	INCANDESCENT			SEC	SECOND(S)
CAR	CARBON	INCL	INCLUDE(S)	OH	OVAL HEAD	SECT	SECTION(S)
CCW	COUNTERCLOCKWISE	INS	INSULATION(ED)	OX	OXIDE	SI	SILICON
CER	CERAMIC	INT	INTERNAL			SIL	SILVER
CMO	CABINET MOUNT ONLY			P	PEAK	SL	SLIDE
COAX	COAXIAL	K	KILO (10^{3})	PC	PRINTED (ETCHED) CIRCUIT(S)	SP	SINGLE POLE
COEF	COEFFICIENT	KG	KILOGRAM			SPL	SPECIAL
COMP	COMPOSITION			PF	PICOFARADS	ST	SINGLE THROW
CONN	CONNECTOR(S)	LB	POUND(S)	PHL	PHILLIPS	STD	STANDARD
CRT	CATHODE-RAY TUBE	LH	LEFT HAND	PIV	PEAK INVERSE VOLTAGE(S)		
CW	CLOCKWISE	LIN	LINEAR TAPER			TA	TANTALUM
		LOG	LOGARITHMIC TAPER	PNP	POSITIVE-NEGATIVE-POSITIVE	TD	TIME DELAY
D	DECI (10^{-1})	LPF	LOW-PASS FILTER(S)			TFL	TEFLON
DEPC	DEPOSITED CARBON	LVR	LEVER	P/O	PART OF	TGL	TOGGLE
DP	DOUBLE POLE			PORC	PORCELAIN	THYR	THYRISTOR
DT	DOUBLE THROW	M	MILLI (10^{-3})	POS	POSITION(S)	TI	TITANIUM
		MEG	MEGA (10^{6})	POT	POTENTIOMETER(S)	TNLDIO	TUNNEL DIODE(S)
ELECT	ELECTROLYTIC	MET FILM	METAL FILM	P-P	PEAK-TO-PEAK	TOL	TOLERANCE
ENCAP	ENCAPSULATED	MET OX	METAL OXIDE	PRGM	PROGRAM	TRIM	TRIMMER
EXT	EXTERNAL	MFR	MANUFACTURER	PS	POLYSTYRENE		
		MINAT	MINIATURE	PWV	PEAK WORKING VOLTAGE	U	MICRO (10^{-6})
F	FARAD(S)	MOM	MOMENTARY				
FET	FIELD-EFFECT TRANSISTOR(S)	MTG	MOUNTING			V	VOLTS
		MY	MYLAR	RECT	RECTIFIER(S)	VAR	VARIABLE
FH	FLAT HEAD			RF	RADIO FREQUENCY	VDCW	DC WORKING VOLT(S)
FIL H	FILLISTER HEAD	N	NANO (10^{-9})	RFI	RADIO FREQUENCY INTERFERENCE		
FXD	FIXED	N/C	NORMALLY CLOSED			W	WATT(S)
		NE	NEON	RH	ROUND HEAD OR RIGHT HAND	W/	WITH
G	GIGA (10^{9})	N/O	NORMALLY OPEN			WIV	WORKING INVERSE VOLTAGE
GE	GERMANIUM	NOP	NEGATIVE POSITIVE ZERO (ZERO TEMPERATURE COEFFICIENT)				
GL	GLASS			RMO	RACK MOUNT ONLY	W/O	WITHOUT
GRD	GROUNDED			RMS	ROOT MEAN SQUARE	WW	WIREWOUND











1600A-068-01-09-75

Figure 6-1.
Illustrated Parts Breakdown (Sheet 1 of 2)


C
B
A
MP42
Q3
MP53
S1
MP55
MP54
MP7
MP47
V1
MP41
MP33
MP28
SEE
DETAIL
A
MP5
MP27


C
B
A
DS
DS3
R6
DS4
MP44
A5
A7
SEE
DETAIL
B
MP18
A4
A10
MP24
MP21
MP25
MP14
MP8
MP48
TP1
MP12
MP49
MP11
A6
MP17
MP15
MP9
MP10
MP5
MP13
J3
J4
MP1
B



Figure 6-1. Illustrated Parts Breakdown (Sheet 2 of 2)

Table 6-2. Replaceable Parts

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A1	01600-66501		BOARD ASSY, DATA ACQUISITION	28480	01600-66501
A2	01600-66502		BOARD ASSY, HIGH VOLTAGE	28480	01600-66502
A3	01600-66503		BOARD ASSY, LOW VOLTAGE	28480	01600-66503
A4	01600-66504		BOARD ASSY, UPPER SWITCH	28480	01600-66504
A5	01600-66505		BOARD ASSY, LOWER SWITCH	28480	01600-66505
A6	01600-66506		BOARD ASSY, TRIGGER SWITCH	28480	01600-66506
A7	01600-66507		BOARD ASSY, ANALOG	28480	01600-66507
A8	01600-66512		BOARD ASSY, DIGITAL	28480	01600-66512
A9	0960-0430		ASSY, HIGH VOLTAGE MULTIPLIER	28480	0960-0430
A10	01600-66510		BOARD ASSY, DIGITAL SWITCH	28480	01600-66510
CR1	1901-0525	1	DIODE; MULT; FULL WAVE BRIDGE RECTIFIER	28480	1901-0525
DS1	1990-0486	5	LED-VISIBLE	28480	1990-0486
DS2	1990-0436		LED-VISIBLE	28480	1990-0486
DS3	1990-0486		LED-VISIBLE	28480	1990-0486
DS4	1990-0486		LED-VISIBLE	28480	1990-0486
DS5	1990-0486		LED-VISIBLE	28480	1990-0486
DS6	2140-0352	1	LAMP; INCAND; BULB T-1; 18V	71744	CM 6838
E1	0340-0511	5	INSULATOR, TRANSISTOR	13103	43-77-2
E2	6040-0239	1	GREASE; SILICONE COMPOUND	05820	120-5GM
F1	2110-0007		FUSE 1A 250V SLO-BLO 1.25X.25	71400	MDL-1
J1	1250-0118	4	CONNECTOR-RF BNC FEM SGL HOLE FR	90949	31-2221-1022
J2	1250-0118		CONNECTOR-RF BNC FEM SGL HOLE FR	90949	31-2221-1022
J3	1250-0118		CONNECTOR-RF BNC FEM SGL HOLE FR	90949	31-2221-1022
J4	1250-0659	1		28480	1250-0659
J5	1250-0118		CONNECTOR-RF BNC FEM SGL HOLE FR	90949	31-2221-1022
J6	1251-0085	1	CONNECTOR, 36-CONT, FEM, MICRO RIBBON	71785	57-40360-375
J7	1251-2357	1	CONNECTOR, AC POWER, HP-9 MALE FLANGE	28480	1251-2357
L1	5060-0435	1	COIL:ALIGNMENT Z AXIS	28480	5060-0435
MP1	01600-00202	1	PANEL, FRONT	28480	01600-00202
MP2	01600-00204	1	PANEL, REAR	28480	01600-00204
MP3	01600-04101	1	COVER, TOP	28480	01600-04101
MP4	01600-04102	1	COVER, BOTTOM	28480	01600-04102
MP5	01600-20501	1	FRAME, FRONT	28480	01600-20501
MP6	01600-20502	1	FRAME, REAR	28480	01600-20502
MP7	01600-23701	2	RAIL, SIDE	28480	01600-23701
MP8	0370-2626	23	BEZEL, PB GRAY	28480	0370-2626
MP9	0370-2790	1	PUSHBUTTON, YEL-ORN	28480	0370-2790
MP10	0370-0671	8	PUSHBUTTON, LEG BLU	28480	0370-0671
MP11	0370-0684	4	PUSHBUTTON, H GOLD	28480	0370-0684
MP12	0370-0603	3	PUSHBUTTON:SQUARE, MINT GRAY	28480	0370-0603
MP13	0370-2630	6	PUSHBUTTON, SQUARE, WIL GRN	28480	0370-2630
MP14	0370-1099	2	KNOB, BASE, PTR, .5 IN, JGK, SGI DECAL	28480	0370-1099
MP15	0370-1005	2	KNOB; BASE; PTR; .375 IN; JGK; SGI	28480	0370-1005
MP16	1400-0084	1	FUSEHOLDER-EXTR POST 15A 250V UL	28480	1400-0084
MP17			NOT ASSIGNED		
MP18	1450-0404	6	LIGHT-IND LENS CAP CLR TL LENS	28480	1450-0404
MP19	1460-0604	2	SPRING CPRSN-CYL .95-OD 1.185-LG MUW	28480	1460-0604
MP20	1540-0292	1	CASE-ACCESS PVC 10.5-LG 1.5-WD 13.5-DP	28480	1540-0292
MP21	5020-0476	1	BEZEL:CRT	28480	5020-0476
MP22	5020-8733	2	GEAR, HUB HANDLE	28480	5020-8733
MP23	5020-8734	2	RING, HANDLE	28480	5020-8734
MP24	5020-8758	1	CRT SHIELD, SAFETY	28480	5020-8758
MP25	5040-0508	1	SHIELD:LIGHT,OLIVE BLACK(STANDARD)	28480	5040-0508
MP26	5040-0511	2	CAP, TRIM	28480	5040-0511
MP27	5040-0515	1	ASSY, HANDLE	28480	5040-0515
MP28	5040-0516	1	COVER, PANEL	28480	5040-0516
MP29	5040-5861	4	FOOT:BASE	28480	5040-5861
MP30	5040-5862	4	FOOT:REAR,CAP	28480	5040-5862
MP31	1200-0408	1	COVER, SOCKET	28480	1200-0408
MP32	5080-9694	1	FUSE PACKAGE-230 VOLT	28480	5080-9694
MP33	00140-24712	1	SUPPORT, CRT SHIELD	28480	00140-24712
MP34	00180-01218	2	BRACKET, COIL	28480	00180-01218
MP35	00183-67701	1	BASE, PILOT LIGHT	28480	00183-67701
MP36	01200-44701	1	SUPPORT, CRT	28480	01200-44701
MP37	01600-01201	1	BRACKET, HIGH VOLTAGE	28480	01600-01201
MP38	01600-01208	2	BRACKET: TRANSFORMER, FRONT	28480	01600-01208
MP39	01600-01203	1	BRACKET, DISPLAY	28480	01600-01203
MP40	01600-01204	1	BRACKET, LOW VOLTAGE	28480	01600-01204
MP41	01600-01205	1	BRACKET, LEFT	28480	01600-01205
MP42	01600-04103	1	COVER, HV	28480	01600-04103
MP43	01600-04104	1	COVER, SOCKET	28480	01600-04104
MP44	4040-0706 701	5	BASE: LENS :ANS	28480	4040-0706 701
MP45	01600-20503	1	HEAT SINK, REAR	28480	01600-20503

See introduction to this section for ordering information

Table 6-2. Replaceable Parts (Cont'd)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
MP46	01600-23201	1	EXTENSION, POWER SWITCH	28480	01600-23201
MP47	01600-60601	1	SHIELD ASSY, CRT	28480	01600-60601
MP48	0370-2862	1	PUSHBUTTON, CORP WHITE	28480	0370-2862
MP49	1490-0968	5	BUSHING; POT	28480	1490-0968
MP50	5040-0421	1	INSULATOR COVER, POT	28480	5040-0421
MP51	0590-0043	5	NUT, HEX, DBL CHAM	28480	0590-0043
MP52	3050-0791	5	WASHER, SHOULDER	28480	3050-0791
MP53	2190-0910	3	WASHER, SPRING	04713	04A52200F01
MP54	01758-0091	1	SPRING, CRT GND	28480	01758-0091
MP55	01830-23201	1	COUPLER, SWITCH	28480	01830-23201
MP56	01600-01207	2	BRACKET: TRANSFORMER, REAR	28480	01600-01207
Q1	1854-0433	2	TRANSISTOR NPN SI PD=90W FT=2MHZ	28480	1854-0433
Q2	1854-0433		TRANSISTOR NPN SI PD=90W FT=2MHZ	28480	1854-0433
R1	2100-2635	1	RESISTOR-VAR 50K 20% CC	01121	TYPE W
R2	2100-2066	2	RESISTOR-VAR 2K 20% CC	01121	TYPE W
R3	2100-2066		RESISTOR-VAR 2K 20% CC	01121	TYPE W
R4	2100-2590	2	RESISTOR-VAR 10K 10% CC	12697	SERIES 63M
R5	2100-2590		RESISTOR-VAR 10K 10% CC	12697	SERIES 63M
R6	2100-2492	1	RESISTOR-VAR 5K 20% CC	71450	SERIES 300
R7	2100-3135	1	RESISTOR-VAR 5K 20% CC	28480	2100-3135
R8	2100-0665	1	RESISTOR-VAR 5M 20% CC	28480	2100-0665
R9	2100-3460	1	RESISTOR-VAR 500K 10% CC	01121	WA1N040S504AZ
R10	0684-4711	1	RESISTOR, 470 OHM 10% .25W CC TUBULAR	01121	CB4711
S1	3101-0555	1	SWITCH-PB DPDT ALTNG 4A 250VAC	28480	3101-0555
S2	3101-0625	1	SWITCH-SL 2-DPDT-NS STD 3A 125VAC SLDR	82389	47206-LFS
T1	9100-3420	1	TRANSFORMER, POWER	28480	9100-3420
TP1	0360-1646	1	TERMINAL-STUD SPCL PRESS MTG	28480	0360-1646
U1	1826-0221	1	IC MC 7912CP	04713	MC7912CP
U2	1826-0147	1	IC REGULATOR	07263	7812UC
V1	5083-2381	1	CRT, ELECTRON TUBE	28480	5083-2381
W1	01600-61604	1	CABLE, UPPER SWITCH	28480	01600-61604
W2	01600-61606	1	CABLE, LOWER SWITCH	28480	01600-61606
W3	01600-61603	1	CABLE, SHORT FRONT PANEL	28480	01600-61603
W4	01600-61605	1	CABLE, FRONT PANEL	28480	01600-61605
W5	01600-61615	1	CABLE, INPUT/OUTPUT	28480	01600-61615
W6	01600-61614	1	CABLE, CRT SOCKET	28480	01600-61614
W7	01600-61601	1	CABLE, FOCUS AND INTENSITY	28480	01600-61601
W8	01600-61609	1	CABLE, DISPLAY POWER SUPPLY	28480	01600-61609
W9	01600-61608	1	CABLE, POWER SUPPLY	28480	01600-61608
W10	01600-61607	1	CABLE, HV REGULATOR	28480	01600-61607
W11	01600-61613	1	CABLE, LINE INPUT	28480	01600-61613
W12	01600-61610	1	CABLE, DEFLECTION	28480	01600-61610
W13	8120-1521	1	CABLE; UNSHLD 3-COND 18AWG	28480	8120-1521
W14	01600-61616	1	CABLE, VOLTAGE REGULATOR "A"	28480	01600-61616
W15	01600-61617	1	CABLE, VOLTAGE REGULATOR "B"	28480	01600-61617
W16	01600-61618	1	CABLE, VOLTAGE REGULATOR "C"	28480	01600-61618
XV1	1200-0037	1	SOCKET, CRT	28480	1200-0037

See introduction to this section for ordering information

Table 6-2. Replaceable Parts (Cont'd)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A1	01600-66501	1	BOARD ASSY, DATA ACQUISITION	28480	01600-66501
A1C1	0140-0202	19	CAPACITOR-FXD 15PF +-5% 500WVDC MICA	72136	DM15C150J0500WV1CR
A1C2	0140-0202		CAPACITOR-FXD 15PF +-5% 500WVDC MICA	72136	DM15C150J0500WV1CR
A1C3	0140-0202		CAPACITOR-FXD 15PF +-5% 500WVDC MICA	72136	DM15C150J0500WV1CR
A1C4	0140-0202		CAPACITOR-FXD 15PF +-5% 500WVDC MICA	72136	DM15C150J0500WV1CR
A1C5	0140-0202		CAPACITOR-FXD 15PF +-5% 500WVDC MICA	72136	DM15C150J0500WV1CR
A1C6	0140-0202		CAPACITOR-FXD 15PF +-5% 500WVDC MICA	72136	DM15C150J0500WV1CR
A1C7	0140-0202		CAPACITOR-FXD 15PF +-5% 500WVDC MICA	72136	DM15C150J0500WV1CR
A1C8	0140-0202		CAPACITOR-FXD 15PF +-5% 500WVDC MICA	72136	DM15C150J0500WV1CR
A1C9	0140-0202		CAPACITOR-FXD 15PF +-5% 500WVDC MICA	72136	DM15C150J0500WV1CR
A1C10	0140-0202		CAPACITOR-FXD 15PF +-5% 500WVDC MICA	72136	DM15C150J0500WV1CR
A1C11	0140-0202		CAPACITOR-FXD 15PF +-5% 500WVDC MICA	72136	DM15C150J0500WV1CR
A1C12	0140-0202		CAPACITOR-FXD 15PF +-5% 500WVDC MICA	72136	DM15C150J0500WV1CR
A1C13	0140-0202		CAPACITOR-FXD 15PF +-5% 500WVDC MICA	72136	DM15C150J0500WV1CR
A1C14	0140-0202		CAPACITOR-FXD 15PF +-5% 500WVDC MICA	72136	DM15C150J0500WV1CR
A1C15	0140-0202		CAPACITOR-FXD 15PF +-5% 500WVDC MICA	72136	DM15C150J0500WV1CR
A1C16	0140-0202		CAPACITOR-FXD 15PF +-5% 500WVDC MICA	72136	DM15C150J0500WV1CR
A1C17	0140-0202		CAPACITOR-FXD 15PF +-5% 500WVDC MICA	72136	DM15C150J0500WV1CR
A1C18	0140-0202		CAPACITOR-FXD 15PF +-5% 500WVDC MICA	72136	DM15C150J0500WV1CR
A1C19	0160-0174	9	CAPACITOR-FXD .47UF +80-20% 25WVDC CER	28480	0160-0174
A1C20	0160-0174		CAPACITOR-FXD .47UF +80-20% 25WVDC CER	28480	0160-0174
A1C21	0160-0174		CAPACITOR-FXD .47UF +80-20% 25WVDC CER	28480	0160-0174
A1C22	0160-3448	6	CAPACITOR-FXD 1000PF +-10% 1000WVDC CER	28480	0160-3448
A1C23	0160-3451	35	CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A1C24	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A1C25	0140-0190	2	CAPACITOR-FXD 39PF +-5% 300WVDC MICA	72136	DM15E390J0300WV1CR
A1C26	0160-2207	3	CAPACITOR-FXD 300PF +-5% 300WVDC MICA	28480	0160-2207
A1C27	0140-0196	1	CAPACITOR-FXD 150PF +-5% 300WVDC MICA	72136	DM15F151J0300WV1CR
A1C28	0160-2204	3	CAPACITOR-FXD 100PF +-5% 300WVDC MICA	28480	0160-2204
A1C29	0140-0202		CAPACITOR-FXD 15PF +-5% 500WVDC MICA	72136	DM15C150J0500WV1CR
A1C30	0140-0190		CAPACITOR-FXD 39PF +-5% 300WVDC MICA	72136	DM15E390J0300WV1CR
A1C31	0160-2201	1	CAPACITOR-FXD 51PF +-5% 300WVDC MICA	28480	0160-2201
A1C32	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A1C33	0121-0046	3	CAPACITOR; VAR; TRMR; CER; 9/35PF	73899	DV11PS350
A1C34	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A1C35	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A1C36			NOT ASSIGNED		
A1C37	0121-0046		CAPACITOR; VAR; TRMR; CER; 9/35PF	73899	DV11PS350
A1C38	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A1C39	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A1C40	0160-2198	4	CAPACITOR-FXD 20PF +-5% 300WVDC MICA	28480	0160-2198
A1C41	0121-0046		CAPACITOR; VAR; TRMR; CER; 9/35PF	73899	DV11PS350
A1C42	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A1C43	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A1C44	0180-0197	4	CAPACITOR-FXD; 2.2UF+-10% 20VDC TA	56289	150D225X9020A2
A1C45	0180-0116	9	CAPACITOR-FXD; 6.8UF+-10% 35VDC TA	56289	150D685X9035B2
A1C46	0180-0116		CAPACITOR-FXD; 6.8UF+-10% 35VDC TA	56289	150D685X9035B2
A1C47	0180-0197		CAPACITOR-FXD; 2.2UF+-10% 20VDC TA	56289	150D225X9020A2
A1C48	0180-0116		CAPACITOR-FXD; 6.8UF+-10% 35VDC TA	56289	150D685X9035B2
A1C49	0180-0116		CAPACITOR-FXD; 6.8UF+-10% 35VDC TA	56289	150D685X9035B2
A1C50	0180-0116		CAPACITOR-FXD; 6.8UF+-10% 35VDC TA	56289	150D685X9035B2
A1C51	0180-0116		CAPACITOR-FXD; 6.8UF+-10% 35VDC TA	56289	150D685X9035B2
A1C52	0160-2198		CAPACITOR-FXD 20PF +-5% 300WVDC MICA	28480	0160-2198
A1C53	0160-2198		CAPACITOR-FXD 20PF +-5% 300WVDC MICA	28480	0160-2198
A1C54	0160-0174		CAPACITOR-FXD .47UF +80-20% 25WVDC CER	28480	0160-0174
A1C55	0160-0174		CAPACITOR-FXD .47UF +80-20% 25WVDC CER	28480	0160-0174
A1C56	0180-0106	2	CAPACITOR-FXD; 60UF+-20% 6VDC TA-SOLID	56289	150D606X9006B2
A1C57	0180-0106		CAPACITOR-FXD; 60UF+-20% 6VDC TA-SOLID	56289	150D606X9006B2
A1C58	0180-0228	5	CAPACITOR-FXD; 22UF+-10% 15VDC TA-SOLID	56289	150D226X9015B2
A1C59	0180-0228		CAPACITOR-FXD; 22UF+-10% 15VDC TA-SOLID	56289	150D226X9015B2
A1C60	0160-2198		CAPACITOR-FXD 20PF +-5% 300WVDC MICA	28480	0160-2198
A1C61	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A1C62	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A1C63	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A1C64	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A1C65	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A1C66	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A1C67	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A1C68	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A1C69	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A1C70	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451

See introduction to this section for ordering information

Table 6-2. Replaceable Parts (Cont'd)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A1C71	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A1C72	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A1C73	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A1C74	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A1C75	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A1C76	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A1C77	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A1C78	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A1CR1	1901-0040	14	DIODE-SWITCHING 2NS 30V 50MA	28480	1901-0040
A1CR2	1901-0535	2	DIODE-SCHOTTKY	28480	1901-0535
A1CR3	1901-0535		DIODE-SCHOTTKY	28480	1901-0535
A1CR4	1901-0040		DIODE-SWITCHING 2NS 30V 50MA	28480	1901-0040
A1CR5	1901-0040		DIODE-SWITCHING 2NS 30V 50MA	28480	1901-0040
A1J1	1251-0699	4	CONNECTOR	28480	1251-0699
A1J2	1251-0699		CONNECTOR	28480	1251-0699
A1J3	1251-0699		CONNECTOR	28480	1251-0699
A1J4	1251-0699		CONNECTOR	28480	1251-0699
A1J5	1200-0441	5	SOCKET, ELEC, IC 14-CONT DIP SLDR TERM	24995	583527-1
A1J6	1200-0441		SOCKET, ELEC, IC 14-CONT DIP SLDR TERM	24995	583527-1
A1J7	1200-0441		SOCKET, ELEC, IC 14-CONT DIP SLDR TERM	24995	583527-1
A1J8	1200-0441		SOCKET, ELEC, IC 14-CONT DIP SLDR TERM	24995	583527-1
A1J9	1200-0441		SOCKET, ELEC, IC 14-CONT DIP SLDR TERM	24995	583527-1
A1L1	9100-2259	20	COIL-FXD MOLDED RF CHOKE 1.5UH 10%	24226	10/151
A1L2	9100-2259		COIL-FXD MOLDED RF CHOKE 1.5UH 10%	24226	10/151
A1L3	9100-2259		COIL-FXD MOLDED RF CHOKE 1.5UH 10%	24226	10/151
A1L4	9100-2259		COIL-FXD MOLDED RF CHOKE 1.5UH 10%	24226	10/151
A1L5	9100-2259		COIL-FXD MOLDED RF CHOKE 1.5UH 10%	24226	10/151
A1L6	9100-2259		COIL-FXD MOLDED RF CHOKE 1.5UH 10%	24226	10/151
A1L7	9100-2259		COIL-FXD MOLDED RF CHOKE 1.5UH 10%	24226	10/151
A1L8	9100-2259		COIL-FXD MOLDED RF CHOKE 1.5UH 10%	24226	10/151
A1L9	9100-2259		COIL-FXD MOLDED RF CHOKE 1.5UH 10%	24226	10/151
A1L10	9100-2259		COIL-FXD MOLDED RF CHOKE 1.5UH 10%	24226	10/151
A1L11	9100-2259		COIL-FXD MOLDED RF CHOKE 1.5UH 10%	24226	10/151
A1L12	9100-2259		COIL-FXD MOLDED RF CHOKE 1.5UH 10%	24226	10/151
A1L13	9100-2259		COIL-FXD MOLDED RF CHOKE 1.5UH 10%	24226	10/151
A1L14	9100-2259		COIL-FXD MOLDED RF CHOKE 1.5UH 10%	24226	10/151
A1L15	9100-2259		COIL-FXD MOLDED RF CHOKE 1.5UH 10%	24226	10/151
A1L16	9100-2259		COIL-FXD MOLDED RF CHOKE 1.5UH 10%	24226	10/151
A1L17	9100-2259		COIL-FXD MOLDED RF CHOKE 1.5UH 10%	24226	10/151
A1L18	9100-2259		COIL-FXD MOLDED RF CHOKE 1.5UH 10%	24226	10/151
A1L19	9100-2259		COIL-FXD MOLDED RF CHOKE 1.5UH 10%	24226	10/151
A1L20	9100-2255	2	COIL-FXD MOLDED RF CHOKE 470MH 10%	24226	10/470
A1L21	9100-2255		COIL-FXD MOLDED RF CHOKE 470MH 10%	24226	10/470
A1L22	9100-2259		COIL-FXD MOLDED RF CHOKE 1.5UH 10%	24226	10/151
A1MP1	5040-7478	4	HOUSING, TOP	28480	5040-7478
A1MP2	5040-7479	4	HOUSING, BOTTOM	28480	5040-7479
A1Q1	1854-0071	12	TRANSISTOR NPN SI PD=300MW FT=200MHZ	28480	1854-0071
A1R1	0757-0420	19	RESISTOR 750 1% .125W F TC=0+-100	24546	C4-1/8-T0-751-F
A1R2	0757-0420		RESISTOR 750 1% .125W F TC=0+-100	24546	C4-1/8-T0-751-F
A1R3	0757-0420		RESISTOR 750 1% .125W F TC=0+-100	24546	C4-1/8-T0-751-F
A1R4	0757-0420		RESISTOR 750 1% .125W F TC=0+-100	24546	C4-1/8-T0-751-F
A1R5	0757-0420		RESISTOR 750 1% .125W F TC=0+-100	24546	C4-1/8-T0-751-F
A1R6	0757-0420		RESISTOR 750 1% .125W F TC=0+-100	24546	C4-1/8-T0-751-F
A1R7	0757-0420		RESISTOR 750 1% .125W F TC=0+-100	24546	C4-1/8-T0-751-F
A1R8	0757-0420		RESISTOR 750 1% .125W F TC=0+-100	24546	C4-1/8-T0-751-F
A1R9	0757-0420		RESISTOR 750 1% .125W F TC=0+-100	24546	C4-1/8-T0-751-F
A1R10	0757-0420		RESISTOR 750 1% .125W F TC=0+-100	24546	C4-1/8-T0-751-F
A1R11	0757-0420		RESISTOR 750 1% .125W F TC=0+-100	24546	C4-1/8-T0-751-F
A1R12	0757-0420		RESISTOR 750 1% .125W F TC=0+-100	24546	C4-1/8-T0-751-F
A1R13	0757-0420		RESISTOR 750 1% .125W F TC=0+-100	24546	C4-1/8-T0-751-F
A1R14	0757-0420		RESISTOR 750 1% .125W F TC=0+-100	24546	C4-1/8-T0-751-F
A1R15	0757-0420		RESISTOR 750 1% .125W F TC=0+-100	24546	C4-1/8-T0-751-F
A1R16	0757-0420		RESISTOR 750 1% .125W F TC=0+-100	24546	C4-1/8-T0-751-F
A1R17	0757-0420		RESISTOR 750 1% .125W F TC=0+-100	24546	C4-1/8-T0-751-F
A1R18	0757-0420		RESISTOR 750 1% .125W F TC=0+-100	24546	C4-1/8-T0-751-F
A1R19	0684-6821	4	RESISTOR 6.8K 10% .25W FC TC=-400/+700	01121	CB6821
A1R20	0698-0034	3	RESISTOR 2.15K 1% .125W F TC=0+-100	16299	C4-1/8-T0-2151-F
A1R21	0757-0438	5	RESISTOR 5.11K 1% .125W F TC=0+-100	24546	C4-1/8-T0-5111-F
A1R22	0757-0472	2	RESISTOR 200K 1% .125W F TC=0+-100	24546	C4-1/8-T0-2003-F
A1R23	0757-0465	6	RESISTOR 100K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1003-F
A1R24	0757-0463	1	RESISTOR 82.5K 1% .125W F TC=0+-100	24546	C4-1/8-T0-8252-F
A1R25	0683-0275	1	RESISTOR 2.7 5% .25W FC TC=-400/+500	01121	CB27G5

See introduction to this section for ordering information

Table 6-2. Replaceable Parts (Cont'd)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A1R26	0684-6821		RESISTOR 6.8K 10% .25W FC TC=-400/+700	01121	CB6821
A1R27	0684-6821		RESISTOR 6.8K 10% .25W FC TC=-400/+700	01121	CB6821
A1R28	0757-0407	4	RESISTOR 200 1% .125W F TC=0+-100	24546	C4-1/8-T0-201-F
A1R29	0757-0401	2	RESISTOR 100 1% .125W F TC=0+-100	24546	C4-1/8-T0-101-F
A1R30	0684-3911	4	RESISTOR 390 10% .25W FC TC=-400/+600	01121	CB3911
A1R31	0684-3911		RESISTOR 390 10% .25W FC TC=-400/+600	01121	CB3911
A1R32	0684-3911		RESISTOR 390 10% .25W FC TC=-400/+600	01121	CB3911
A1R33	0757-0280	13	RESISTOR 1K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1001-F
A1R34	0757-0280		RESISTOR 1K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1001-F
A1R35	0684-3911		RESISTOR 390 10% .25W FC TC=-400/+600	01121	CB3911
A1R36	0757-0288	5	RESISTOR 9.09K 1% .125W F TC=0+-100	19701	MF4C1/8-T0-9091-F
A1R37	0757-0288		RESISTOR 9.09K 1% .125W F TC=0+-100	19701	MF4C1/8-T0-9091-F
A1R38	0757-0288		RESISTOR 9.09K 1% .125W F TC=0+-100	19701	MF4C1/8-T0-9091-F
A1R39	0683-5105	2	RESISTOR 51 5% .25W FC TC=-400/+500	01121	CB5105
A1R40	0757-0280		RESISTOR 1K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1001-F
A1R41	0698-3447	2	RESISTOR 422 1% .125W F TC=0+-100	16299	C4-1/8-T0-422R-F
A1R42	0757-0418	1	RESISTOR 619 1% .125W F TC=0+-100	24546	C4-1/8-T0-619R-F
A1R43	0757-0416	6	RESISTOR 511 1% .125W F TC=0+-100	24546	C4-1/8-T0-511R-F
A1R44	0698-3150	1	RESISTOR 2.37K 1% .125W F TC=0+-100	16299	C4-1/8-T0-2371-F
A1R45	0698-3122	1	RESISTOR 412 1% .125W F TC=0+-100	03888	PME55-1/8-T0-4120-F
A1R46	0757-0416		RESISTOR 511 1% .125W F TC=0+-100	24546	C4-1/8-T0-511R-F
A1R47	0757-0442	4	RESISTOR 10K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1002-F
A1R48	0757-0416		RESISTOR 511 1% .125W F TC=0+-100	24546	C4-1/8-T0-511R-F
A1R49	2100-1738	1	RESISTOR-VAR TRMR 500 OHM 10% C TOP ADJ	84048	170-501
A1R50	0698-3444	2	RESISTOR 316 1% .125W F TC=0+-100	16299	C4-1/8-T0-316R-F
A1R51	0757-0280		RESISTOR 1K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1001-F
A1R52	0757-0442		RESISTOR 10K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1002-F
A1R53	0757-0280		RESISTOR 1K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1001-F
A1R54	0698-4130	1	RESISTOR 39 5% .125W CC TC=0+588	01121	BB3905
A1R55	0698-3444		RESISTOR 316 1% .125W F TC=0+-100	16299	C4-1/8-T0-316R-F
A1R56	0757-0280		RESISTOR 1K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1001-F
A1R57	0757-0442		RESISTOR 10K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1002-F
A1R58	0757-0280		RESISTOR 1K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1001-F
A1R59	0698-3379	1	RESISTOR 68 5% .125W CC TC=0+588	01121	BB6805
A1R60	0684-2201	2	RESISTOR 22 10% .25W FC TC=-400/+500	01121	CB2201
A1R61	0684-4721	4	RESISTOR 4.7K 10% .25W FC TC=-400/+700	01121	CB4721
A1R62	0757-0434	2	RESISTOR 3.65K 1% .125W F TC=0+-100	24546	C4-1/8-T0-3651-F
A1R63	0757-0426	1	RESISTOR 1.3K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1301-F
A1R64	0757-0280		RESISTOR 1K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1001-F
A1R65	0757-0280		RESISTOR 1K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1001-F
A1R66	0757-0457	7	RESISTOR 47.5K 1% .125W F TC=0+-100	24546	C4-1/8-T0-4752-F
A1R67	0757-0457		RESISTOR 47.5K 1% .125W F TC=0+-100	24546	C4-1/8-T0-4752-F
A1R68	0757-0457		RESISTOR 47.5K 1% .125W F TC=0+-100	24546	C4-1/8-T0-4752-F
A1R69	0757-0457		RESISTOR 47.5K 1% .125W F TC=0+-100	24546	C4-1/8-T0-4752-F
A1R70	0757-0457		RESISTOR 47.5K 1% .125W F TC=0+-100	24546	C4-1/8-T0-4752-F
A1R71	0684-2201		RESISTOR 22 10% .25W FC TC=-400/+500	01121	CB2201
A1R72	0684-6821		RESISTOR 6.8K 10% .25W FC TC=-400/+700	01121	CB6821
A1R73	0757-0407		RESISTOR 200 1% .125W F TC=0+-100	24546	C4-1/8-T0-201-F
A1R74	0757-0401		RESISTOR 100 1% .125W F TC=0+-100	24546	C4-1/8-T0-101-F
A1R75	0698-0084		RESISTOR 2.15K 1% .125W F TC=0+-100	16299	C4-1/8-T0-2151-F
A1R76	0698-3151	1	RESISTOR 2.87K 1% .125W F TC=0+-100	16299	C4-1/8-T0-2871-F
A1R77	0757-0457		RESISTOR 47.5K 1% .125W F TC=0+-100	24546	C4-1/8-T0-4752-F
A1S1	3101-1946	1	SWITCH	28480	3101-1946
A1TP1	0360-0535	2	TERMINAL, TEST POINT	4G819	OBD
A1TP2	0360-0535		TERMINAL, TEST POINT	4G819	OBD
A1TP3	1251-2229	2	CONNECTOR; 1-CONT SKT .033 DIA	00779	1-331677-3
A1TP4	1251-2229		CONNECTOR; 1-CONT SKT .033 DIA	00779	1-331677-3
A1U1	1820-0693	9	IC SN74S 74 N	01295	SN74S74N
A1U2	1820-0693		IC SN74S 74 N	01295	SN74S74N
A1U3	1820-0693		IC SN74S 74 N	01295	SN74S74N
A1U4	1820-0693		IC SN74S 74 N	01295	SN74S74N
A1U5	1820-0693		IC SN74S 74 N	01295	SN74S74N
A1U6	1820-0693		IC SN74S 74 N	01295	SN74S74N
A1U7	1820-0693		IC SN74S 74 N	01295	SN74S74N
A1U8	1820-0693		IC SN74S 74 N	01295	SN74S74N
A1U9	1820-0693		IC SN74S 74 N	01295	SN74S74N
A1U10	1820-0692	9	IC SN74S 65 N	01295	SN74S65N
A1U11	1820-0692		IC SN74S 65 N	01295	SN74S65N
A1U12	1820-0692		IC SN74S 65 N	01295	SN74S65N
A1U13	1820-0692		IC SN74S 65 N	01295	SN74S65N
A1U14	1820-0692		IC SN74S 65 N	01295	SN74S65N
A1U15	1820-0692		IC SN74S 65 N	01295	SN74S65N
A1U16	1820-0692		IC SN74S 65 N	01295	SN74S65N
A1U17	1820-0692		IC SN74S 65 N	01295	SN74S65N
A1U18	1820-0692		IC SN74S 65 N	01295	SN74S65N
A1U19	1820-1146	6	IC CD4050AE	02735	CD4050AE
A1U20	1820-1146		IC CD4050AE	02735	CD4050AE

See introduction to this section for ordering information

Table 6-2. Replaceable Parts (Cont'd)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A1U21	1820-1146		IC CD4050AE	02735	CD4050AE
A1U22	1820-1146		IC CD4050AE	02735	CD4050AE
A1U23	1820-1146		IC CD4050AE	02735	CD4050AE
A1U24	1820-1146		IC CD4050AE	02735	CD4050AE
A1U25	1820-0687	1	IC SN74S 15 N	01295	SN74S15N
A1U26	1820-0691	11	IC SN74S 64 N	01295	SN74S64N
A1U27	1820-1201	1	IC SN74LS 08 N	01295	SN74LS08N
A1U28	1820-1106	4	IC MEMORY	34649	3101A
A1U29	1820-1139	3	IC:TTL, HEX INVERTER	28480	1820-1139
A1U30	1820-1106		IC MEMORY	34649	3101A
A1U31	1820-1139		IC:TTL, HEX INVERTER	28480	1820-1139
A1U32	1820-1106		IC MEMORY	34649	3101A
A1U33	1820-1139		IC:TTL, HEX INVERTER	28480	1820-1139
A1U34	1820-1106		IC MEMORY	34649	3101A
A1U35	1820-1365	4	IC MM74C157N	27014	MM74C157N
A1U36	1820-1365		IC MM74C157N	27014	MM74C157N
A1U37	1820-1365		IC MM74C157N	27014	MM74C157N
A1U38	1820-1365		IC MM74C157N	27014	MM74C157N
A1U39	1820-0640	1	IC SN74 150 N	01295	SN74150N
A1U40	1820-1340	1	IC MC14585CP	04713	MC14585CP
A1U41	1820-0681	3	IC SN74S 00 N	01295	SN74S00N
A1U42	1820-1158	1	IC SN74S 51 N	01295	SN74S51N
A1U43	1820-0629	5	IC SN74S 112 N	01295	SN74S112N
A1U44	1821-0002	2	IC CA3045	02735	CA3045
A1U45	1821-0002		IC CA3045	02735	CA3045
A1U46	1820-0629		IC SN74S 112 N	01295	SN74S112N
A1U47	1820-0661	1	IC SN74 32 N	01295	SN7432N
A1U48	1820-0203	1	IC AMPLIFIER	28480	1820-0203
A1U49	1820-0584	6	IC DM74L 02N	27014	DM74L02N
A1U50	1810-0183	18	NETWORK-RES 9-PIN SIP .1-PIN-SPCG	28480	1810-0183
A1U51	1820-0515	6	IC MULTIVIBRATOR	07263	9602DC
A1U52	1820-0515		IC MULTIVIBRATOR	07263	9602DC
A1U53	1820-0515		IC MULTIVIBRATOR	07263	9602DC
A1U54	1820-0691		IC SN74S 64 N	01295	SN74S64N
A1U55	1820-0691		IC SN74S 64 N	01295	SN74S64N
A1U56	1820-0691		IC SN74S 64 N	01295	SN74S64N
A1U57	1820-0691		IC SN74S 64 N	01295	SN74S64N
A1U58	1820-0910	3	IC SN74LS 83 N	01295	SN74LS83N
A1U59	1820-0910		IC SN74LS 83 N	01295	SN74LS83N
A1U60	1820-1475	2	IC COUNTER	07263	93S16DC
A1U61	1820-0515		IC MULTIVIBRATOR	07263	9602DC
A1U62	1820-0697	2	IC SN74S 140 N	01295	SN74S140N
A1U63	1820-0681		IC SN74S 00 N	01295	SN74S00N
A1U64	1820-0691		IC SN74S 64 N	01295	SN74S64N
A1U65	1820-0691		IC SN74S 64 N	01295	SN74S64N
A1U66	1820-0069	1	IC SN74 20 N	01295	SN7420N
A1U67	1820-1372	3	IC FLIP-FLOP	07263	9S109DC
A1U68	1820-0515		IC MULTIVIBRATOR	07263	9602DC
A1U69	1820-0685	1	IC SN74S 10 N	01295	SN74S10N
A1U70	1820-1373	1	IC COUNTER	07263	93S10DC
A1U71	1820-1372		IC FLIP-FLOP	07263	9S109DC
A1U72	1820-0063	2	IC SN74 51 N	01295	SN7451N
A1U73	1820-0669	4	IC COUNTER	07263	93L10DC
A1U74	1820-0669		IC COUNTER	07263	93L10DC
A1U75	1820-0669		IC COUNTER	07263	93L10DC
A1U76	1820-0669		IC COUNTER	07263	93L10DC
A1U77	1820-0691		IC SN74S 64 N	01295	SN74S64N
A1U78	1820-0070	1	IC SN74 30 N	01295	SN7430N
A1U79	1820-0910		IC SN74LS 83 N	01295	SN74LS83N
A1U80	1820-0589	1	IC DM74L 30N	27014	DM74L30N
A1U81	1820-0582	2	IC SN74H 55 N	01295	SN74H55N
A1U82	1820-0588	1	IC DM74L 20N	27014	DM74L20N
A1U83	1820-0710	3	IC MULTIPLEXER	07263	93L22DC
A1U84	1820-1372		IC FLIP-FLOP	07263	9S109DC
A1U85	1820-0583	5	IC DM74L 00N	27014	DM74L00N
A1U86	1820-0904	3	IC COMPARATOR	07263	93L24DC
A1U87	1820-0382		IC SN74H 55 N	01295	SN74H55N
A1U88	1820-0681		IC SN74S 00 N	01295	SN74S00N
A1U89	1820-0629		IC SN74S 112 N	01295	SN74S112N
A1U90	1820-0697		IC SN74S 140 N	01295	SN74S140N
A1U91	1820-0691		IC SN74S 64 N	01295	SN74S64N
A1U92	1820-0691		IC SN74S 64 N	01295	SN74S64N
A1U93	1820-0629		IC SN74S 112 N	01295	SN74S112N
A1U94	1820-0629		IC SN74S 112 N	01295	SN74S112N
A1U95	1820-1475		IC COUNTER	07263	93S16DC

See introduction to this section for ordering information

Table 6-2. Replaceable Parts (Cont'd)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A1U96	1820-0686	1	IC SN74S 11 N	01295	SN74S11N
A1U97	1820-0904		IC COMPARATOR	07263	93L24DC
A1U98	1820-0683	1	IC SN74S 04 N	01295	SN74S04N
A1U99	1810-0183		NETWORK-RES 9-PIN SIP .1-PIN-SPCG	28480	1810-0183
A1U100	1810-0183		NETWORK-RES 9-PIN SIP .1-PIN-SPCG	28480	1810-0183
A1U101	1810-0183		NETWORK-RES 9-PIN SIP .1-PIN-SPCG	28480	1810-0183
A1U102	1810-0183		NETWORK-RES 9-PIN SIP .1-PIN-SPCG	28480	1810-0183
A1U103	1810-0183		NETWORK-RES 9-PIN SIP .1-PIN-SPCG	28480	1810-0183
A1U104	1810-0183		NETWORK-RES 9-PIN SIP .1-PIN-SPCG	28480	1810-0183
A1U105	1810-0183		NETWORK-RES 9-PIN SIP .1-PIN-SPCG	28480	1810-0183
A1U106	1810-0183		NETWORK-RES 9-PIN SIP .1-PIN-SPCG	28480	1810-0183
A1U107	1810-0183		NETWORK-RES 9-PIN SIP .1-PIN-SPCG	28480	1810-0183
A1U108	1810-0183		NETWORK-RES 9-PIN SIP .1-PIN-SPCG	28480	1810-0183
A1U109	1810-0183		NETWORK-RES 9-PIN SIP .1-PIN-SPCG	28480	1810-0183
A1U110	1810-0183		NETWORK-RES 9-PIN SIP .1-PIN-SPCG	28480	1810-0183
A1XA8P1	1251-2035	2	CONNECTOR; PC EDGE; 15-CONT; DIP SOLDER	71785	252-15-30-300
A1XA8P2	1251-2035		CONNECTOR; PC EDGE; 15-CONT; DIP SOLDER	71785	252-15-30-300
A2	01600-66502	1	BOARD ASSY, HIGH VOLTAGE	28480	01600-66502
A2C1	0180-0197		CAPACITOR-FXD; 2.2UF+-10% 20VDC TA	56289	150D225X9020A2
A2C2	0180-0197		CAPACITOR-FXD; 2.2UF+-10% 20VDC TA	56289	150D225X9020A2
A2C3	0160-0168	2	CAPACITOR-FXD .1UF +-10% 200WVDC POLYE	56289	292P10492
A2C4	0170-0040	2	CAPACITOR-FXD .047UF +-10% 200WVDC POLYE	56289	292P47392
A2C5	0180-1794	1	CAPACITOR-FXD; 22UF+-10% 35VDC TA-SOLID	56289	150D226X9035B2
A2C6	0160-0544	1	CAPACITOR-FXD .022UF +-20% 4000WVDC MET	84411	HEW-337
A2C7	0160-4024	1	CAPACITOR-FXD .1UF +-20% 4000WVDC MET	56289	430P104040
A2C8	0160-0684	2	CAPACITOR-FXD 1000PF +-20% 4000WVDC MET	84411	HEW337
A2C9	0150-0115	1	CAPACITOR-FXD 27 PF +-10% 500 WVDC CER	28480	0150-0115
A2C10	0160-0684		CAPACITOR-FXD 1000PF +-20% 4000WVDC MET	84411	HEW337
A2C11	0160-2234	1	CAPACITOR-FXD .51PF +-.25PF 500WVDC CER	28480	0160-2234
A2C12	0160-3443	7	CAPACITOR-FXD .1UF +80-20% 50WVDC CER	28480	0160-3443
A2C13	0160-0163	1	CAPACITOR-FXD .033UF +-10% 200WVDC POLYE	56289	292P33392
A2C14	0160-3453	1	CAPACITOR-FXD .05UF +80-20% 100WVDC CER	28480	0160-3453
A2C15	0160-3665	1	CAPACITOR-FXD .01UF +80-20% 500WVDC CER	28480	0160-3665
A2C16	0160-4051	1	CAPACITOR-FXD .01UF +-20% 4000WVDC MET	84411	HEW-337
A2C17	0170-0040		CAPACITOR-FXD .047UF +-10% 200WVDC POLYE	56289	292P47392
A2C18	0160-0174		CAPACITOR-FXD .47UF +80-20% 25WVDC CER	28480	0160-0174
A2C19	0160-0174		CAPACITOR-FXD .47UF +80-20% 25WVDC CER	28480	0160-0174
A2CR1	1901-0028	3	DIODE-PWR RECT 400V 750MA	04713	SR1358-9
A2CR2	1901-0028		DIODE-PWR RECT 400V 750MA	04713	SR1358-9
A2CR3	1901-0683	1	DIODE-HV RECT 250NS 10KV 5MA	28480	1901-0683
A2CR4	1901-0036	4	DIODE-HV RECT 1KV 600MA	28480	1901-0036
A2CR5	1901-0036		DIODE-HV RECT 1KV 600MA	28480	1901-0036
A2CR6	1901-0040		DIODE-SWITCHING 2NS 30V 50MA	28480	1901-0040
A2CR7	1901-0040		DIODE-SWITCHING 2NS 30V 50MA	28480	1901-0040
A2CR8	1901-0036		DIODE-HV RECT 1KV 600MA	28480	1901-0036
A2CR9	1901-0036		DIODE-HV RECT 1KV 600MA	28480	1901-0036
A2CR10	1901-0646	2	DIODE-PWR RECT 150NS 200V 1A	14099	S2F
A2CR11	1901-0646		DIODE-PWR RECT 150NS 200V 1A	14099	S2F
A2DS1	2140-0013	2	LAMP, GLOW, BULB T-2, 57V	74276	NE23A
A2DS2	2140-0013		LAMP, GLOW, BULB T-2, 57V	74276	NE23A
A2F1	2110-0020	1	FUSE .8A 250V SLO-BLO 1.25X.25	71400	MDL 8/10
A2L1	9140-0171	1	COIL-FXD MOLDED RF CHOKE 40UH 10%	06560	10608-1
A2L2	9140-0210	1	COIL-FXD MOLDED RF CHOKE 100UH 5%	24226	15/103
A2L3	9140-0129	1	COIL-FXD MOLDED RF CHOKE 220UH 5%	24226	15/223
A2MP1	5040-0430	2	MOUNT:TRANSFORMER	28480	5040-0430
A2MP2	5040-0430		MOUNT:TRANSFORMER	28480	5040-0430
A2MP3	2110-0269	12	FUSEHOLDER-CLIP TYPE .25FUSE	28480	2110-0269
A2MP4	2110-0269		FUSEHOLDER-CLIP TYPE .25FUSE	28480	2110-0269
A2P1	1251-3196	2	CONNECTOR 8-PIN M POST TYPE	27264	09-60-1081(2403-08A)
A2P2	1251-3276	1	CONNECTOR 6-PIN M POST TYPE	27264	09-60-1061(A2403-6A)
A2P3	1251-3192	1	CONNECTOR 3-PIN M POST TYPE	27264	09-60-1031(2403-03A)
A2Q1	1853-0020	1	TRANSISTOR PNP SI PD=300MW FT=150MHZ	28480	1853-0020
A2Q2	1854-0071		TRANSISTOR NPN SI PD=300MW FT=200MHZ	28480	1854-0071
A2Q3	1854-0071		TRANSISTOR NPN SI PD=300MW FT=200MHZ	28480	1854-0071
A2Q4	1853-0037	1	TRANSISTOR PNP SI TO-39 PD=1W FT=100MHZ	28480	1853-0037
A2Q5	1854-0022	1	TRANSISTOR NPN SI TO-39 PD=700MW	07263	S17843
A2R1	0757-0465		RESISTOR 100K 1% .125W F TC=0+-100	24546	C4-1/8-TO-1003-F
A2R2	0757-0465		RESISTOR 100K 1% .125W F TC=0+-100	24546	C4-1/8-TO-1003-F
A2R3	0684-1051	1	RESISTOR 1M 10% .25W FC TC=-800/+900	01121	CB1051
A2R4	0683-2265	1	RESISTOR 22M 5% .25W FC TC=-900/+1200	01121	CB2265
A2R5	0684-1011	5	RESISTOR 100 10% .25W FC TC=-400/+500	01121	CB1011

See introduction to this section for ordering information

Table 6-2. Replaceable Parts (Cont'd)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A2R6	0684-1031	24	RESISTOR 10K 10% .25W FC TC=-400/+700	01121	CB1031
A2R7	0687-5611	2	RESISTOR 560 10% .5W CC TC=0+529	01121	EB5611
A2R8	0684-1021	19	RESISTOR 1K 10% .25W FC TC=-400/+600	01121	CB1021
A2R9	0684-1041	2	RESISTOR 100K 10% .25W FC TC=-400/+800	01121	CB1041
A2R10	0687-1531	1	RESISTOR 15K 10% .5W CC TC=0+765	01121	EB1531
A2R11	0687-5611		RESISTOR 560 10% .5W CC TC=0+529	01121	EB5611
A2R12	0684-4721		RESISTOR 4.7K 10% .25W FC TC=-400/+700	01121	CB4721
A2R13	0684-4721		RESISTOR 4.7K 10% .25W FC TC=-400/+700	01121	CB4721
A2R14	0684-1061	1	RESISTOR 10M 10% .25W FC TC=-900/+1100	01121	CB1061
A2R15	0687-1551	2	RESISTOR 1.5M 10% .5W CC TC=0+1000	01121	EB1551
A2R16	0687-1551		RESISTOR 1.5M 10% .5W CC TC=0+1000	01121	EB1551
A2R17	2100-3214	2	RESISTOR-VAR TRMR 100KOHM 10% C TOP ADJ	73138	72PR100K
A2R18	0698-3451	1	RESISTOR 133K 1% .125W F TC=0+-100	16299	C4-1/8-T0-1333-F
A2R19			NOT ASSIGNED		
A2R20	0687-4711	1	RESISTOR 470 10% .5W CC TC=0+529	01121	EB4711
A2R21	0757-0444	2	RESISTOR 12.1K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1212-F
A2R22	0757-0280		RESISTOR 1K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1001-F
A2R23	0698-0084		RESISTOR 2.15K 1% .125W F TC=0+-100	16299	C4-1/8-T0-2151-F
A2R24	0757-0434		RESISTOR 3.65K 1% .125W F TC=0+-100	24546	C4-1/8-T0-3651-F
A2R25	0757-0278	2	RESISTOR 1.78K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1781-F
A2R26	0757-0456	1	RESISTOR 43.2K 1% .125W F TC=0+-100	24546	C4-1/8-T0-4322-F
A2R27	0757-0274	9	RESISTOR 1.21K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1213-F
A2R28	0684-1521	1	RESISTOR 1.5K 10% .25W FC TC=-400/+700	01121	CB1521
A2R29	0684-4721		RESISTOR 4.7K 10% .25W FC TC=-400/+700	01121	CB4721
A2R30	0684-3931	1	RESISTOR 39K 10% .25W CC TUBULAR	01121	CB3931
A2R31	0757-0283		RESISTOR 9.09K 1% .125W F TC=0+-100	19701	MF4C1/8-T0-9091-F
A2R32	2100-3253		RESISTOR-VAR TRMR 50KOHM 10% C TOP ADJ	73138	72PR50K
A2R33	0687-2221	2	RESISTOR 2.2K 10% .5W CC TC=0+647	01121	EB2221
A2R34	0687-2221		RESISTOR 2.2K 10% .5W CC TC=0+647	01121	EB2221
A2R35	2100-3355	1	RESISTOR-VAR TRMR 100KOHM 10% C SIDE ADJ	73138	72XR100K
A2R36	0757-0451	2	RESISTOR 24.3K 1% .125W F TC=0+-100	24546	C4-1/8-T0-2432-F
A2R37	0757-0424	1	RESISTOR 1.1K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1101-F
A2R38	0757-0438		RESISTOR 5.11K 1% .125W F TC=0+-100	24546	C4-1/8-T0-5111-F
A2R39	2100-3214		RESISTOR-VAR TRMR 100KOHM 10% C TOP ADJ	73138	72PR100K
A2R40			DELETED		
A2R41	2100-3273	1	RESISTOR:VAR TRMR 2K OHM 10% C SIDE ADJ DJ	32997	3389H
A2R42	0684-3311	1	RESISTOR:FXD 330 OHM 10% .25W CC TUBULAR	01121	CB3311
A2R43	0684-4741	1	RESISTOR 470K 10% .25W FC TC=-800/+900	01121	CB4741
A2R44	0698-8018	1	RESISTOR 30M 1% 3W CP TC=0+-100	03888	PVC175-3-T0-3004-F
A2U1	1826-0167	1	IC CA3094AT	02735	CA3094AT
A2XU1	1200-0763	1	SOCKET, ELEC, IC 8-CONT DIP SLDR TERM	71785	133-98-92-061
A2A1	01600-61101	1	TRANSFORMER ASSY, HIGH VOLTAGE	28480	01600-61101
A3	01600-66503	1	BOARD ASSY, LOW VOLTAGE	28480	01600-66503
A3C1	0180-0484	2	CAPACITOR-FXD; 4500UF+75-10% 25VDC AL (NOT SUPPLIED WITH A3, ORDER SEPARATELY)	56289	36D452G025AA-2B-DQB
A3C2	0160-3448		CAPACITOR-FXD 1000PF +-10% 1000WVDC CER	28480	0160-3448
A3C3	0180-0484		CAPACITOR-FXD; 4500UF+75-10% 25VDC AL (NOT SUPPLIED WITH A3, ORDER SEPARATELY)	56289	36D452G025AA-2B-DQB
A3C4	0160-0174		CAPACITOR-FXD .47UF +80-20% 25WVDC CER	28480	0160-0174
A3C5	0180-0482	1	CAPACITOR-FXD 250UF +50-10% 200VDC AL (NOT SUPPLIED WITH A3, ORDER SEPARATELY)	56289	36D251F200AA2A-DQB
A3C6	0160-0174		CAPACITOR-FXD .47UF +80-20% 25WVDC CER	28480	0160-0174
A3C7	0180-0230	4	CAPACITOR-FXD; 1UF+-20% 50VDC TA-SOLID	56289	150D105X0050A2
A3C8	0180-0483	1	CAPACITOR-FXD; 22000UF+75-10% 15VDC AL (NOT SUPPLIED WITH A3, ORDER SEPARATELY)	56289	36D223G015AC2A-DQB
A3C9	0160-3448		CAPACITOR-FXD 1000PF +-10% 1000WVDC CER	28480	0160-3448
A3C10	0180-0230		CAPACITOR-FXD; 1UF+-20% 50VDC TA-SOLID	56289	150D105X0050A2
A3C11	0180-1701	3	CAPACITOR-FXD; 6.8UF+-20% 6VDC TA-SOLID	56289	150D685X0006A2
A3C12	0180-0230		CAPACITOR-FXD; 1UF+-20% 50VDC TA-SOLID	56289	150D105X0050A2
A3C13	0160-3508	2	CAPACITOR-FXD 1UF +80-20% 50WVDC CER	28480	0160-3508
A3C14	0160-3448		CAPACITOR-FXD 1000PF +-10% 1000WVDC CER	28480	0160-3448
A3C15	0160-3448		CAPACITOR-FXD 1000PF +-10% 1000WVDC CER	28480	0160-3448
A3C16	0160-3448		CAPACITOR-FXD 1000PF +-10% 1000WVDC CER	28480	0160-3448
A3CR1	1906-0027	3	DIODE-MULT FULL WAVE BRIDGE RECTIFIER	04713	MDA922-6
A3CR2	1901-0638		DIODE-MULT FULL WAVE BRIDGE RECTIFIER	28480	1901-0638
A3CR3	1901-0638		DIODE-MULT FULL WAVE BRIDGE RECTIFIER	28480	1901-0638
A3CR4	1901-0028		DIODE-PWR RECT 400V 750MA	04713	SR1358-9
A3DS1	2140-0008	1	LAMP, GLOW, BULB T-2, 59V	71744	A1A (NE-2)
A3F1	2110-0011	1	FUSE .062A 250V 1.25X.25 IEC	71400	AGC 1/16
A3F2	2110-0007	3	FUSE 1A 250V SLO-BLO 1.25X.25	71400	MDL-1
A3F3	2110-0007		FUSE 1A 250V SLO-BLO 1.25X.25	71400	MDL-1
A3F4	2110-0367	1	FUSE 5A 250V SLO-BLO 1.281X.259 UL IEC	71400	MDA-250-5
A3F5	2110-0012	1	FUSE .5A 250V 1.25X.25 IEC	71400	AGC 1/2

See introduction to this section for ordering information

Table 6-2. Replaceable Parts (Cont'd)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A3MP1	1205-0258	1	THERMAL-LINK PLSTCPWR PKG	28480	1205-0258
A3MP2	1205-0226	1	HEAT SINK	28480	1205-0226
A3MP3	0340-0511	2	INSULATOR, TRANSISTOR	13103	43-77-2
A3MP4	1400-0439	2	CLAMP, SNAP-IN, 1.375 DIA .312W .594L	80033	E-50011-044
A3MP5	2110-0269		FUSEHOLDER-CLIP TYPE .25FUSE	28480	2110-0269
A3Q1	1854-0234	5	TRANSISTOR NPN 2N3440 SI TO-5 PD=1W	02735	2N3440
A3Q2	1854-0330	1	TRANSISTOR NPN SI PD=21W FT=10MHZ	28480	1854-0330
A3Q3	1854-0039	1	TRANSISTOR NPN 2N3053 SI TO-5 PD=1W	04713	2N3053
A3Q4	1884-0082	1	THYRISTOR-SCR JEDEC 2N4441	04713	2N4441
A3R1	0684-2741	1	RESISTOR 270K 10% .25W FC TC=-800/+900	01121	CR2741
A3R2	0684-2241		RESISTOR, 220K 10% .25W CC TUBULAR	01121	CB2241
A3R3	0757-0465		RESISTOR 100K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1003-F
A3R4	0757-0279	1	RESISTOR 3.16K 1% .125W F TC=0+-100	24546	C4-1/8-T0-3161-F
A3R5	0757-1093	2	RESISTOR 3K 1% .125W F TC=0+-100	24546	C4-1/8-T0-3001-F
A3R6	0684-1041	4	RESISTOR, 100K 10% .25W CC TUBULAR	01121	CB1041
A3R7	0757-1093		RESISTOR 3K 1% .125W F TC=0+-100	24546	C4-1/8-T0-3001-F
A3R8	0811-1551	1	RESISTOR 10K 1% 3W PW TC=0+-20	07088	KM-300
A3R9	0698-3447		RESISTOR 422 1% .125W F TC=0+-100	16299	C4-1/8-T0-422R-F
A3R10	0698-3394	1	RESISTOR 31.6 1% .5W F TC=0+-100	GM005	CEC, T-0
A3R11	0757-0342		RESISTOR, 100K 1% .25W F TUBULAR	24546	C5-1/4-T0-1003-F
A3R12	0811-3424	2	RESISTOR:FXD 0.5 OHM 1% 3WWW 140 VW MAX	09969	R500F
A3R13	0757-0278	3	RESISTOR:FXD 1.78K 1% .125W F TUBULAR	24546	C4-1/8-T0-1781-F
A3R14	0757-0278		RESISTOR:FXD 1.78K 1% .125W F TUBULAR	24546	C4-1/8-T0-1781-F
A3R15	0811-3424		RESISTOR:FXD 0.5 OHM 1% 3WWW 140 VW MAX	09969	R500F
A3R16	0684-1031		RESISTOR 10K 10% .25W FC TC=-400/+700	01121	CB1031
A3R17	0757-0420		RESISTOR 750 1% .125W F TC=0+-100	24546	C4-1/8-T0-751-F
A3R18	2100-2574	1	RESISTOR-VAR TRMR 500 OHM 10% C SIDE ADJ	19701	ET50X501
A3R19	0757-0932	1	RESISTOR 2.2K 2% .125W F TC=0+-100	24546	C4-1/8-T0-2201-G
A3R20	0757-0444	1	RESISTOR;FXD 12.1K 1% .125W F TUBULAR	24546	C4-1/8-T0-1212-F
A3R21	0757-0427		RESISTOR 1.5K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1501-F
A3R22	0683-5105		RESISTOR 51 5% .25W FC TC=-400/+500	01121	CB5105
A3R23	0684-1001	1	RESISTOR 10 10% .25W FC TC=-400/+500	01121	CB1001
A3R24	0757-0416		RESISTOR 511 1% .125W F TC=0+-100	24546	C4-1/8-T0-511R-F
A3U1	1820-0196	2	IC REGULATOR	07263	723HC
A3U2	1820-0196		IC REGULATOR	07263	723HC
A3VR1	1902-0049	4	DIODE-ZNR 6.19V 5% DO-7 PD=.4W TC=+.022%	04713	SZ 10939-122
A3VR2	1902-3193	1	DIODE-ZNR 13.3V 5% DO-7 PD=.4W TC=+.059%	04713	SZ 10939-218
A3VR3	1902-3104	1	DIODE-ZNR 5.62V 5% DO-7 PD=.4W TC=+.016%	04713	SZ 10939-110
A4	01600-66504	1	BOARD ASSY, UPPER SWITCH	28480	01600-66504
A4P1	1251-3971	7	CONNECTOR, POST TYPE 16-MALE FXD CONTACT	27264	22-03-1161
A4P2	1251-3976	1	CONNECTOR,POST TYPE 6-MALE FXD CONTACTS	27264	22-03-1061
A4R1	0684-2211	5	RESISTOR 220 10% .25W FC TC=-400/+600	01121	CB2211
A4R2	0684-2211		RESISTOR 220 10% .25W FC TC=-400/+600	01121	CB2211
A4R3	0684-2211		RESISTOR 220 10% .25W FC TC=-400/+600	01121	CB2211
A4R4	0684-2211		RESISTOR 220 10% .25W FC TC=-400/+600	01121	CB2211
A4S1	3101-1943	1	SWITCH	28480	3101-1943
A4U1	1820-0583	1	IC DM74L00N	27014	DM74L00N
A4U2	1820-0071	1	IC SN74 40 N	01295	SN7440N
A4U3	1810-0183		NETWORK-RES 9-PIN SIP .1-PIN-SPCG	28480	1810-0183
A5	01600-66505	1	BOARD ASSY, LOWER SWITCH	28480	01600-66505
A5C1	0180-0229	1	CAPACITOR-FXD; 33UF+-10% 10VDC TA-SOLID	56289	150D336X9010B2
A5P1	1251-3971		CONNECTOR, POST TYPE 16-MALE FXD CONTACT	27264	22-03-1161
A5P2	1251-3975	1	CONNECTOR,POST TYPE 8-MALE FXD CONTACTS	27264	22-03-1031
A5R1	0684-4731		RESISTOR 47K 10% .25W FC TC=-400/+900	01121	CB4731
A5R2	0684-2211		RESISTOR 220 10% .25W FC TC=-400/+600	01121	CB2211
A5R3	0684-1021		RESISTOR 1K 10% .25W FC TC=-400/+600	01121	CB1021
A5S1	3101-1944	1	SWITCH	28480	3101-1944
A5U1	1820-0068	1	IC SN74 10 N	C1295	SN7410N
A5U2	1820-0730	2	IC MULTIVIBRATOR	34335	96L02DC
A5U3	1810-0183		NETWORK-RES 9-PIN SIP .1-PIN-SPCG	28480	1810-0183

See introduction to this section for ordering information

Table 6-2. Replaceable Parts (Cont'd)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A6	01600-66506	1	BOARD ASSY, TRIGGER SWITCH	28480	01600-66506
A6S0	3101-0576	17	SWITCH-TGL SUBMIN SPDT NS 2A 250VAC	28480	3101-0576
A6S2	3101-0576		SWITCH-TGL SUBMIN SPDT NS 2A 250VAC	28480	3101-0576
A6S3	3101-0576		SWITCH-TGL SUBMIN SPDT NS 2A 250VAC	28480	3101-0576
A6S4	3101-0576		SWITCH-TGL SUBMIN SPDT NS 2A 250VAC	28480	3101-0576
A6S5	3101-0576		SWITCH-TGL SUBMIN SPDT NS 2A 250VAC	28480	3101-0576
A6S6	3101-0576		SWITCH-TGL SUBMIN SPDT NS 2A 250VAC	28480	3101-0576
A6S7	3101-0576		SWITCH-TGL SUBMIN SPDT NS 2A 250VAC	28480	3101-0576
A6S8	3101-0576		SWITCH-TGL SUBMIN SPDT NS 2A 250VAC	28480	3101-0576
A6S9	3101-0576		SWITCH-TGL SUBMIN SPDT NS 2A 250VAC	28480	3101-0576
A6S10	3101-0576		SWITCH-TGL SUBMIN SPDT NS 2A 250VAC	28480	3101-0576
A6S11	3101-0576		SWITCH-TGL SUBMIN SPDT NS 2A 250VAC	28480	3101-0576
A6S12	3101-0576		SWITCH-TGL SUBMIN SPDT NS 2A 250VAC	28480	3101-0576
A6S13	3101-0576		SWITCH-TGL SUBMIN SPDT NS 2A 250VAC	28480	3101-0576
A6S14	3101-0576		SWITCH-TGL SUBMIN SPDT NS 2A 250VAC	28480	3101-0576
A6S15	3101-0576		SWITCH-TGL SUBMIN SPDT NS 2A 250VAC	28480	3101-0576
A6S16	3101-0576		SWITCH-TGL SUBMIN SPDT NS 2A 250VAC	28480	3101-0576
A6S17	3101-0576		SWITCH-TGL SUBMIN SPDT NS 2A 250VAC	28480	3101-0576
A6W1	8120-0621	5	CABLE CA ASSY 14-COND 26AWG	28480	8120-0621
A6W2	8120-0621		CABLE CA ASSY 14-COND 26AWG	28480	8120-0621
A6W3	8120-0621		CABLE CA ASSY 14-COND 26AWG	28480	8120-0621
A7	01600-66507	1	BOARD ASSY, ANALOG	28480	01600-66507
A7C1	0180-1701		CAPACITOR-FXD; 6.8UF+-20% 6VDC TA-SOLID	56289	150D685X0006A2
A7C2	0160-2204		CAPACITOR-FXD 100PF +-5% 300WVDC MICA	28480	0160-2204
A7C3	0160-3443		CAPACITOR-FXD .1UF +80-20% 50WVDC CER	28480	0160-3443
A7C4	0180-1701		CAPACITOR-FXD; 6.8UF+-20% 6VDC TA-SOLID	56289	150D685X0006A2
A7C5	0160-2204		CAPACITOR-FXD 100PF +-5% 300WVDC MICA	28480	0160-2204
A7C6	0160-3443		CAPACITOR-FXD .1UF +80-20% 50WVDC CER	28480	0160-3443
A7C7	0160-0161	1	CAPACITOR-FXD .01UF +-10% 200WVDC POLYE	56289	292P10392
A7C8	0140-0156	1	CAPACITOR-FXD 1500PF +-2% 300WVDC MICA	72136	DM19F152G0300WV1CR
A7C9	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A7C10	0160-2207		CAPACITOR-FXD 300PF +-5% 300WVDC MICA	28480	0160-2207
A7C11	0160-2207		CAPACITOR-FXD 300PF +-5% 300WVDC MICA	28480	0160-2207
A7C12	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A7C13	0160-2308	2	CAPACITOR-FXD 36PF +-5% 300WVDC MICA	28480	0160-2303
A7C14	0160-0154	2	CAPACITOR-FXD 2200PF +-10% 200WVDC POLYE	56289	292P22292
A7C15	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A7C16	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A7C17	0160-0299	2	CAPACITOR-FXD 1800PF +-10% 200WVDC POLYE	56289	292P18292
A7C18	0180-0374	2	CAPACITOR-FXD; 10UF+-10% 20VDC TA-SOLID	56289	150D106X9020B2
A7C19	0160-3443		CAPACITOR-FXD .1UF +80-20% 50WVDC CER	28480	0160-3443
A7C20	0160-3443		CAPACITOR-FXD .1UF +80-20% 50WVDC CER	28480	0160-3443
A7C21	0160-2303		CAPACITOR-FXD 36PF +-5% 300WVDC MICA	28480	0160-2303
A7C22	0160-0154		CAPACITOR-FXD 2200PF +-10% 200WVDC POLYE	56289	292P22292
A7C23	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A7C24	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A7C25	0160-0299		CAPACITOR-FXD 1800PF +-10% 200WVDC POLYE	56289	292P18292
A7C26	0180-0374		CAPACITOR-FXD; 10UF+-10% 20VDC TA-SOLID	56289	150D106X9020B2
A7C27	0160-3443		CAPACITOR-FXD .1UF +80-20% 50WVDC CER	28480	0160-3443
A7C28	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A7C29	0160-3451		CAPACITOR-FXD .01UF +80-20% 100WVDC CER	28480	0160-3451
A7CR1	1901-0040		DIODE-SWITCHING 2NS 30V 50MA	28480	1901-0040
A7CR2	1901-0040		DIODE-SWITCHING 2NS 30V 50MA	28480	1901-0040
A7CR3	1901-0040		DIODE-SWITCHING 2NS 30V 50MA	28480	1901-0040
A7CR4	1901-0040		DIODE-SWITCHING 2NS 30V 50MA	23480	1901-0040
A7L1	9100-1663	1	COIL-FXD MOLDED RF CHOKE 2.7MH 5%	06560	22-1312-29J
A7P2	1251-3971		CONNECTOR, POST TYPE 16-MALE FXD CONTACT	27264	22-03-1161
A7Q1	1854-0071		TRANSISTOR NPN SI PD=300MW FT=200MHZ	28480	1854-0071
A7Q2	1853-0036	9	TRANSISTOR PNP SI PD=310MW FT=250MHZ	28480	1853-0036
A7Q3	1853-0036		TRANSISTOR PNP SI PD=310MW FT=250MHZ	28480	1853-0036
A7Q4	1854-0071		TRANSISTOR NPN SI PD=300MW FT=200MHZ	28480	1854-0071
A7Q5	1853-0036		TRANSISTOR PNP SI PD=310MW FT=250MHZ	28480	1853-0036
A7Q6	1853-0036		TRANSISTOR PNP SI PD=310MW FT=250MHZ	28480	1853-0036
A7Q7	1853-0036		TRANSISTOR PNP SI PD=310MW FT=250MHZ	28480	1853-0036
A7Q8	1854-0071		TRANSISTOR NPN SI PD=300MW FT=200MHZ	28480	1854-0071
A7Q9	1854-0071		TRANSISTOR NPN SI PD=300MW FT=200MHZ	28480	1854-0071
A7Q10	1854-0071		TRANSISTOR NPN SI PD=300MW FT=200MHZ	28480	1854-0071
A7Q11	1854-0071		TRANSISTOR NPN SI PD=300MW FT=200MHZ	28480	1854-0071
A7Q12	1854-0071		TRANSISTOR NPN SI PD=300MW FT=200MHZ	28480	1854-0071
A7Q13	1854-0071		TRANSISTOR NPN SI PD=300MW FT=200MHZ	28480	1854-0071
A7Q14	1854-0234		TRANSISTOR NPN 2N3440 SI TO-5 PD=1W	02735	2N3440
A7Q15	1854-0234		TRANSISTOR NPN 2N3440 SI TO-5 PD=1W	02735	2N3440

See introduction to this section for ordering information

Table 6-2. Replaceable Parts (Cont'd)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A7Q16	1854-0234		TRANSISTOR NPN 2N3440 SI TO-5 PD=1W	02735	2N3440
A7Q17	1854-0234		TRANSISTOR NPN 2N3440 SI TO-5 PD=1W	02735	2N3440
A7Q18	1853-0036		TRANSISTOR PNP SI PD=310MW FT=250MHZ	28480	1853-0036
A7R1	0684-1031		RESISTOR 10K 10% .25W FC TC=-400/+700	01121	CB1031
A7R2	0684-1021		RESISTOR 1K 10% .25W FC TC=-400/+600	01121	CB1021
A7R3	0684-1031		RESISTOR 10K 10% .25W FC TC=-400/+700	01121	CB1031
A7R4	0684-1031		RESISTOR 10K 10% .25W FC TC=-400/+700	01121	CB1031
A7R5	0684-1031		RESISTOR 10K 10% .25W FC TC=-400/+700	01121	CB1031
A7R6	0684-1031		RESISTOR 10K 10% .25W FC TC=-400/+700	01121	CB1031
A7R7	0684-1031		RESISTOR 10K 10% .25W FC TC=-400/+700	01121	CB1031
A7R8	0698-0085	2	RESISTOR 2.61K 1% .125W F TC=0+-100	16299	C4-1/8-T0-2611-F
A7R9	0698-3155	2	RESISTOR 4.64K 1% .125W F TC=0+-100	16299	C4-1/8-T0-4641-F
A7R10	0757-0273	4	RESISTOR 3.01K 1% .125W F TC=0+-100	24546	C4-1/8-T0-3011-F
A7R11	0757-0273		RESISTOR 3.01K 1% .125W F TC=0+-100	24546	C4-1/8-T0-3011-F
A7R12	0698-0085		RESISTOR 2.61K 1% .125W F TC=0+-100	16299	C4-1/8-T0-2611-F
A7R13	0698-3155		RESISTOR 4.64K 1% .125W F TC=0+-100	16299	C4-1/8-T0-4641-F
A7R14	0757-0273		RESISTOR 3.01K 1% .125W F TC=0+-100	24546	C4-1/8-T0-3011-F
A7R15	0757-0273		RESISTOR 3.01K 1% .125W F TC=0+-100	24546	C4-1/8-T0-3011-F
A7R16	0684-3311	3	RESISTOR 330 10% .25W FC TC=-400/+600	01121	CB3311
A7R17	0684-3311		RESISTOR 330 10% .25W FC TC=-400/+600	01121	CB3311
A7R18	0757-0428	1	RESISTOR 1.62K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1621-F
A7R19	0757-0441	1	RESISTOR 8.25K 1% .125W F TC=0+-100	24546	C4-1/8-T0-8251-F
A7R20	0684-1031		RESISTOR 10K 10% .25W FC TC=-400/+700	01121	CB1031
A7R21	2100-2489	1	RESISTOR-VAR TRMR 5KOHM 10% C SIDE ADJ	19701	ET50X502
A7R22	0757-0407		RESISTOR 200 1% .125W F TC=0+-100	24546	C4-1/8-T0-201-F
A7R23	0757-0407		RESISTOR 200 1% .125W F TC=0+-100	24546	C4-1/8-T0-201-F
A7R24	0757-0290	3	RESISTOR 6.19K 1% .125W F TC=0+-100	19701	MF4C1/8-T0-6191-F
A7R25	0684-1031		RESISTOR 10K 10% .25W FC TC=-400/+700	01121	CB1031
A7R26	0684-2221	2	RESISTOR 2.2K 10% .25W FC TC=-400/+700	01121	CB2221
A7R27	0757-0200	2	RESISTOR 5.62K 1% .125W F TC=0+-100	24546	C4-1/8-T0-5621-F
A7R28	0757-0399	1	RESISTOR 82.5 1% .125W F TC=0+-100	24546	C4-1/8-T0-82R5-F
A7R29	0757-0200		RESISTOR 5.62K 1% .125W F TC=0+-100	24546	C4-1/8-T0-5621-F
A7R30	0757-0417	1	RESISTOR 562 1% .125W F TC=0+-100	24546	C4-1/8-T0-562R-F
A7R31	0757-0317	1	RESISTOR 1.33K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1331-F
A7R32	0675-2221	1	RESISTOR 2.2K 10% .125W CC TC=0+882	01121	BB2221
A7R33	0683-1135	1	RESISTOR 11K 5% .25W FC TC=-400/+800	01121	CB1135
A7R34	0684-1031		RESISTOR 10K 10% .25W FC TC=-400/+700	01121	CB1031
A7R35	0684-1031		RESISTOR 10K 10% .25W FC TC=-400/+700	01121	CB1031
A7R36	0757-0446	3	RESISTOR 15K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1502-F
A7R37	0757-0466		RESISTOR, 110K 1% .125W F TUBULAR	24546	C4-1/8-T0-1103-F
A7R38	0757-0462	1	RESISTOR 75K 1% .125W F TC=0+-100	24546	C4-1/8-T0-7502-F
A7R39	0757-0449	2	RESISTOR 20K 1% .125W F TC=0+-100	24546	C4-1/8-T0-2002-F
A7R40	0757-0449		RESISTOR 20K 1% .125W F TC=0+-100	24546	C4-1/8-T0-2002-F
A7R41	0757-0454	1	RESISTOR 33.2K 1% .125W F TC=0+-100	24546	C4-1/8-T0-3322-F
A7R42	0698-3268	1	RESISTOR 11.5K 1% .125W F TC=0+-100	16299	C4-1/8-T0-1152-F
A7R43	0757-0444		RESISTOR 12.1K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1212-F
A7R44	0757-1094	3	RESISTOR 1.47K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1471-F
A7R45	0757-0274		RESISTOR 1.21K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1213-F
A7R46	0757-0280		RESISTOR 1K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1001-F
A7R47	0684-4731		RESISTOR 47K 10% .25W FC TC=-400/+800	01121	CB4731
A7R48	0757-0280		RESISTOR 1K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1001-F
A7R49	0757-0431	4	RESISTOR 2.43K 1% .125W F TC=0+-100	24546	C4-1/8-T0-2431-F
A7R50	0757-0431		RESISTOR 2.43K 1% .125W F TC=0+-100	24546	C4-1/8-T0-2431-F
A7R51	0687-2731	4	RESISTOR 27K 10% .5W CC TC=0+765	01121	EB2731
A7R52	0687-2731		RESISTOR 27K 10% .5W CC TC=0+765	01121	EB2731
A7R53	0757-0274		RESISTOR 1.21K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1213-F
A7R54	0757-0274		RESISTOR 1.21K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1213-F
A7R55	0757-0274		RESISTOR 1.21K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1213-F
A7R56	0757-0433	2	RESISTOR 3.32K 1% .125W F TC=0+-100	24546	C4-1/8-T0-3321-F
A7R57	0757-0416		RESISTOR 511 1% .125W F TC=0+-100	24546	C4-1/8-T0-511R-F
A7R58	0757-1094		RESISTOR 1.47K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1471-F
A7R59	0757-0438		RESISTOR 5.11K 1% .125W F TC=0+-100	24546	C4-1/8-T0-5111-F
A7R60	0684-1011		RESISTOR 100 10% .25W FC TC=-400/+500	01121	CB1011
A7R61	0757-0283	1	RESISTOR, 2K 1% .125W F TUBULAR	24546	C4-1/8-T0-2001-F
A7R62	0684-1031		RESISTOR 10K 10% .25W FC TC=-400/+700	01121	CB1031
A7R63	0757-0443	2	RESISTOR 11K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1102-F
A7R64	0684-1031		RESISTOR 10K 10% .25W FC TC=-400/+700	01121	CB1031
A7R65	0757-0442		RESISTOR 10K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1002-F
A7R66	0757-0288		RESISTOR 9.09K 1% .125W F TC=0+-100	19701	MF4C1/8-T0-9091-F
A7R67	0757-1094		RESISTOR 1.47K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1471-F
A7R68	0757-0274		RESISTOR 1.21K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1213-F
A7R69	0757-0280		RESISTOR 1K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1001-F
A7R70	0684-4731		RESISTOR 47K 10% .25W FC TC=-400/+800	01121	CB4731
A7R71	2100-2497	1	RESISTOR-VAR TRMR 2KOHM 10% C TOP ADJ	19701	ET50W202
A7R72	0757-0431		RESISTOR 2.43K 1% .125W F TC=0+-100	24546	C4-1/8-T0-2431-F
A7R73	0757-0431		RESISTOR 2.43K 1% .125W F TC=0+-100	24546	C4-1/8-T0-2431-F
A7P74	0687-2731		RESISTOR 27K 10% .5W CC TC=0+765	01121	EB2731
A7P75	0687-2731		RESISTOR 27K 10% .5W CC TC=0+765	01121	EB2731

See introduction to this section for ordering information

Table 6-2. Replaceable Parts (Cont'd)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A7R76	0757-0274		RESISTOR 1.21K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1213-F
A7R77	0757-0274		RESISTOR 1.21K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1213-F
A7R78	0757-0416		RESISTOR 511 1% .125W F TC=0+-100	24546	C4-1/8-T0-511R-F
A7R79	0757-0274		RESISTOR 1.21K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1213-F
A7R80	0757-0433		RESISTOR 3.32K 1% .125W F TC=0+-100	24546	C4-1/8-T0-3321-F
A7R81	0684-1011		RESISTOR 100 10% .25W FC TC=-400/+500	01121	CB1011
A7R82	0757-0283	1	RESISTOR 2K 1% .125W F TC=0+-100	24546	C4-1/8-T0-2001-F
A7R83	0757-0443		RESISTOR, 11K 1% .125W F TUBULAR	24546	C4-1/8-T0-1102-F
A7R84*	0698-7096	2	RESISTOR 10 10% .125W CC TC=0+588 (NOT INSTALLED ON BOARD AT FACTORY)	01121	BB1001
A7R85	0698-7096		RESISTOR 10 10% .125W CC TC=0+588	01121	BB1001
A7R86	0684-1031		RESISTOR 10K 10% .25W FC TC=-400/+700	01121	CB1031
A7S1	3101-1945	1	SWITCH	28480	3101-1945
A7U1	1820-0708	6	IC MULTIPLEXER	07263	93L09DC
A7U2	1820-0708		IC MULTIPLEXER	07263	93L09DC
A7U3	1820-0708		IC MULTIPLEXER	07263	93L09DC
A7U4	1820-0708		IC MULTIPLEXER	07263	93L09DC
A7U5	1820-0708		IC MULTIPLEXER	07263	93L09DC
A7U6	1820-0708		IC MULTIPLEXER	07263	93L09DC
A7U7	1820-0583		IC DM74L 00N	27014	DM74L00N
A7U8	1820-0710		IC MULTIPLEXER	07263	93L22DC
A7U9	1820-0054	4	IC SN74 00 N	01295	SN7400N
A7U10	1820-1117	4	IC GATE	07263	9L86PC
A7U11	1820-1117		IC GATE	07263	9L86PC
A7U12	1820-1117		IC GATE	07263	9L86PC
A7U13	1820-0904		IC COMPARATOR	07263	93L24DC
A7U14	1816-0352	1	IC MEMORY	28480	1816-0352
A7U15	1826-0188	2	IC MC 1408L-8	04713	MC1408L-8
A7U16	1826-0188		IC MC 1408L-8	04713	MC1408L-8
A7U17	1820-0054		IC SN74 00 N	01295	SN7400N
A7U18	1820-0321	3	IC COMPARATOR (ANALOG)	07263	710HC
A7U19	1820-0981	1	IC CD4016AE	02735	CD4016AE
A7U20	1820-0201	2	IC MC 1439G	04713	MC1439G
A7U21	1820-0201		IC MC 1439G	04713	MC1439G
A7U22	1810-0183		NETWORK-RES 9-PIN SIP .1-PIN-SPCG	28480	1810-0183
A7VR1	1902-0049		DIODE-ZNR 6.19V 5% DO-7 PD=.4W TC=+.022%	04713	SZ 10939-122
A7VR2	1902-0049		DIODE-ZNR 6.19V 5% DO-7 PD=.4W TC=+.022%	04713	SZ 10939-122
A8	01600-66512	1	BOARD ASSY, DIGITAL	28480	01600-66512
A8C1	0180-0228		CAPACITOR-FXD; 22UF+-10% 15VDC TA-SOLID	56289	150D226X9015B2
A8C2	0180-0228		CAPACITOR-FXD; 22UF+-10% 15VDC TA-SOLID	56289	150D226X9015B2
A8C3	0160-0168		CAPACITOR-FXD .1UF +-10% 200WVDC POLYE	56289	292P10492
A8C4	0180-0228		CAPACITOR-FXD; 22UF+-10% 15VDC TA-SOLID	56289	150D226X9015B2
A8C5	0180-0230		CAPACITOR-FXD; 1UF+-20% 50VDC TA-SOLID	56289	150D105X0050A2
A8C6	0180-0116		CAPACITOR-FXD; 6.8UF+-10% 35VDC TA	56289	150D685X9035B2
A8C7	0160-3508		CAPACITOR-FXD 1UF +80-20% 50WVDC CER	28480	0160-3508
A8C8	0180-0269	1	CAPACITOR-FXD; 1UF+75-10% 150VDC AL	56289	30D105G150BA2
A8C9	0180-0116		CAPACITOR-FXD; 6.8UF+-10% 35VDC TA	56289	150D685X9035B2
A8C10	0160-3443		CAPACITOR-FXD .1UF +80-20% 50WVDC CER	28480	0160-3443
A8C11	0180-0116		CAPACITOR-FXD; 6.8UF+-10% 35VDC TA	56289	150D685X9035B2
A8C12	0160-0939	2	CAPACITOR-FXD 430PF +-5% 300WVDC MICA	28480	0160-0939
A8C13	0160-0939		CAPACITOR-FXD 430PF +-5% 300WVDC MICA	28480	0160-0939
A8C14	0180-0228		CAPACITOR-FXD: 22 UF +-10% 15VDC TA-SOLID	56289	150D226X9015B2
A8CR1	1901-0040		DIODE-SWITCHING 2NS 30V 50MA	28480	1901-0040
A8CR2	1901-0040		DIODE-SWITCHING 2NS 30V 50MA	28480	1901-0040
A8CR3	1901-0040		DIODE-SWITCHING 2NS 30V 50MA	28480	1901-0040
A8CR4			DELETED		
A8CR5	1901-0040		DIODE-SWITCHING 2NS 30V 50MA	28480	1901-0040
A8CR6	1910-0034		DIODE-SWITCHING 8NS 30V 80MA	28480	1910-0034
A8L1	9100-3139	1	COIL-FXD NON-MOLDED RF CHOKE 75UH 15%	28480	9100-3139
A8L2	9140-0137	1	COIL-FXD MOLDED RF CHOKE 1MH 5%	24226	19/104
A8P3	1251-3971		CONNECTOR, POST TYPE 16-MALE FXD CONTACT	27264	22-03-1161
A8P4	1251-3971		CONNECTOR, POST TYPE 16-MALE FXD CONTACT	27264	22-03-1161
A8P5	1251-3971		CONNECTOR, POST TYPE 16-MALE FXD CONTACT	27264	22-03-1161
A8P6	1251-3971		CONNECTOR, POST TYPE 16-MALE FXD CONTACT	27264	22-03-1161
A8P7	1251-3196		CONNECTOR 8-PIN M POST TYPE	27264	09-60-1081(2403-08A)
A8Q1	1853-0036		TRANSISTOR PNP SI PD=310MW FT=250MHZ	28480	1853-0036
A8Q2	1853-0036		TRANSISTOR PNP SI PD=310MW FT=250MHZ	28480	1853-0036
A8Q3	1853-0036		TRANSISTOR PNP SI PD=310MW FT=250MHZ	28480	1853-0036
A8Q4	1854-0071		TRANSISTOR NPN SI PD=300MW FT=200MHZ	28480	1854-0071
A8R1	0684-1021		RESISTOR 1K 10% .25W FC TC=-400/+600	01121	CB1021
A8R2	0684-3311		RESISTOR 330 10% .25W FC TC=-400/+600	01121	CB3311
A8R3	0684-1021		RESISTOR 1K 10% .25W FC TC=-400/+600	01121	CB1021
A8R4	0684-1021		RESISTOR 1K 10% .25W FC TC=-400/+600	01121	CB1021
A8R5	0684-1021		RESISTOR 1K 10% .25W FC TC=-400/+600	01121	CB1021

See introduction to this section for ordering information

Table 6-3. Replaceable Parts

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A8R6	0684-1021		RESISTOR 1K 10% .25W FC TC=-400/+600	01121	CB1021
A8R7	0684-1021		RESISTOR 1K 10% .25W FC TC=-400/+600	01121	CB1021
A8R8	0684-2211 1	1	RESISTOR:FXD 220 OHM 10% .25W CC TUBULAR	01121	CB2211
A8R9	0684-1021		RESISTOR 1K 10% .25W FC TC=-400/+600	01121	CB1021
A8R10	0684-1031		RESISTOR 10K 10% .25W FC TC=-400/+700	01121	CB1031
A8R11	0684-1031		RESISTOR 10K 10% .25W FC TC=-400/+700	01121	CB1031
A8R12	0684-1021		RESISTOR 1K 10% .25W FC TC=-400/+600	01121	CB1021
A8R13	0684-1031		RESISTOR 10K 10% .25W FC TC=-400/+700	01121	CB1031
A8R14	0684-1031		RESISTOR 10K 10% .25W FC TC=-400/+700	01121	CB1031
A8R15	0684-5621	3	RESISTOR 5.6K 10% .25W FC TC=-400/+700	01121	CB5621
A8R16	0757-0450	1	RESISTOR 22.1K 1% .125W F TC=0+-100	24546	C4-1/8-T0-2212-F
A8R17	0757-0457		RESISTOR 47.5K 1% .125W F TC=0+-100	24546	C4-1/8-T0-4752-F
A8R18	0757-0465		RESISTOR 100K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1003-F
A8R19	0757-0472		RESISTOR 200K 1% .125W F TC=0+-100	24546	C4-1/8-T0-2003-F
A8R20	0757-0452	1	RESISTOR 27.4K 1% .125W F TC=0+-100	24546	C4-1/8-T0-2742-F
A8R21	0698-5450	3	RESISTOR 50K .1% .125W F TC=0+-50	19701	MF4C1/8-T2-5002-B
A8R22	0684-1021		RESISTOR 1K 10% .25W FC TC=-400/+600	01121	CB1021
A8R23	0684-1021		RESISTOR 1K 10% .25W FC TC=-400/+600	01121	CB1021
A8R24			DELETED		
A8R25	0684-1011		RESISTOR 100 10% .25W FC TC=-400/+500	01121	CB1011
A8R26	0684-3921	1	RESISTOR 3.9K 10% .25W FC TC=-400/+700	01121	CB3921
A8R27	0684-1031		RESISTOR 10K 10% .25W FC TC=-400/+700	01121	CB1031
A8R28	0684-1021		RESISTOR 1K 10% .25W FC TC=-400/+600	01121	CB1021
A8R29	0684-2221		RESISTOR 2.2K 10% .25W FC TC=-400/+700	01121	CB2221
A8R30	0757-0438		RESISTOR 5.11K 1% .125W F TC=0+-100	24546	C4-1/8-T0-5111-F
A8R31	0757-0290		RESISTOR 6.19K 1% .125W F TC=0+-100	19701	MF4C1/8-T0-6191-F
A8R32	0757-0446		RESISTOR 15K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1502-F
A8R33	0757-0290		RESISTOR 6.19K 1% .125W F TC=0+-100	19701	MF4C1/8-T0-6191-F
A8R34	0757-0278		RESISTOR 1.78K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1781-F
A8R35	0684-1031		RESISTOR 10K 10% .25W FC TC=-400/+700	01121	CB1031
A8R36	0698-5450		RESISTOR 50K .1% .125W F TC=0+-50	19701	MF4C1/8-T2-5002-B
A8R37	0684-1021		RESISTOR 1K 10% .25W FC TC=-400/+600	01121	CB1021
A8R38	0698-5450		RESISTOR 50K .1% .125W F TC=0+-50	19701	MF4C1/8-T2-5002-B
A8R39	0684-1021		RESISTOR 1K 10% .25W FC TC=-400/+600	01121	CB1021
A8R40	0684-1021		RESISTOR 1K 10% .25W FC TC=-400/+600	01121	CB1021
A8R41	0684-1021		RESISTOR 1K 10% .25W FC TC=-400/+600	01121	CB1021
A8R42	0684-1031		RESISTOR 10K 10% .25W FC TC=-400/+700	01121	CB1031
A8R43	0684-1021		RESISTOR 1K 10% .25W FC TC=-400/+600	01121	CB1021
A8R44	0684-1031		RESISTOR 10K 10% .25W FC TC=-400/+700	01121	CB1031
A8R45	0684-1031		RESISTOR 10K 10% .25W FC TC=-400/+700	01121	CB1031
A8R46	0684-5621		RESISTOR 5.6K 10% .25W FC TC=-400/+700	01121	CB5621
A8R47	0684-5621		RESISTOR 5.6K 10% .25W FC TC=-400/+700	01121	CB5621
A8R48	0684-1011		RESISTOR 100 10% .25W FC TC=-400/+500	01121	CB1011
A8R49	0757-0448	1	RESISTOR 18.2K 1% .125W F TC=0+-100	24546	C4-1/8-T0-1822-F
A8R50	0684-1031		RESISTOR:FXD 10K 10% .25W CC TUBULAR	01121	CB1031
A8R51	0684-1031		RESISTOR:FXD 10K 10% .25W CC TUBULAR	01121	CB1031
A8U1	1820-0596	6	IC DM74L 74N	27014	DM74L74N
A8U2	1820-0730		IC MULTIVIBRATOR	34335	96L02DC
A8U3	1820-0584		IC DM74L 02N	27014	DM74L02N
A8U4	1820-0054		IC SN74 00 N	01295	SN7400N
A8U5	1820-0773	1	IC COUNTER	07263	93L16DC
A8U6	1820-0077	1	IC SN74 74 N	01295	SN7474N
A8U7	1826-0119	1	IC NE 555T	18324	NE555T
A8U8	1820-1285	3	IC SN74LS 54 N	01295	SN74LS54N
A8U9	1820-0586	7	IC DM74L 04N	27014	DM74L04N
A8U10	1820-0321		IC COMPARATOR (ANALOG)	07263	710HC
A8U11	1820-0321		IC COMPARATOR (ANALOG)	07263	710HC
A8U12	1820-0063		IC SN74 51 N	01295	SN7451N
A8U13	1820-0328		IC DGTL SN74 02N GATE	01295	SN7402N
A8U14	1820-1285		IC SN74LS 54 N	01295	SN74LS54N
A8U15	1820-0054		IC SN74 00 N	01295	SN7400N
A8U16	1820-0515		IC MULTIVIBRATOR	07263	9602DC
A8U17	1820-0691		IC SN74S 64 N	01295	SN74S64N
A8U18	1820-1217	2	IC DGTL SN74 LS151N MULTIPLEXER	01295	SN74LS151N
A8U19	1820-0584		IC DM74L 02N	27014	DM74L02N
A8U20	1820-0596		IC DM74L 74N	27014	DM74L74N
A8U21	1820-0587	1	IC DM74L 10N	27014	DM74L10N
A8U22	1820-0583		IC DM74L 00N	27014	DM74L00N
A8U23	1820-0596		IC DM74L 74N	27014	DM74L74N
A8U24	1820-1217		IC DGTL SN74LS151N MULTIPLEXER	01295	SN74LS151N
A8U25	1820-0586		IC DM74L 04N	27014	DM74L04N
A8U26	1820-0584		IC DM74L 02N	27014	DM74L02N
A8U27	1820-0655	1	IC SN74 25 N	01295	SN7425N
A8U28	1820-0231	2	IC COUNTER	07263	9316DC
A8U29	1820-0231		IC COUNTER	07263	9316DC
A8U30	1820-0596		IC DM74L 74N	27014	DM74L74N

See introduction to this section for ordering information

Table 6-2. Replaceable Parts (Cont'd)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A8U31	1820-0590	2	IC DM74L 51N	27014	DM74L51N
A8U32	1820-0590		IC DM74L 51N	27014	DM74L51N
A8U33	1820-0710		IC MULTIPLEXER	07263	93L22DC
A8U34	1820-0586		IC DM74L 04N	27014	DM74L04N
A8U35	1820-1285		IC SN74LS 54 N	01295	SN74LS54N
A8U36	1820-0586		IC DM74L 04N	27014	DM74L04N
A8U37	1820-0668	1	IC SN74 07 N	01295	SN7407N
A8U38	1820-0583		IC DM74L 00N	27014	DM74L00N
A8U39	1820-0586		IC DM74L 04N	27014	DM74L04N
A8U40	1820-0596		IC DM74L 74N	27014	DM74L74N
A8U41	1820-0585	2	IC DM74L 03N	27014	DM74L03N
A8U42	1820-0585		IC DM74L 03N	27014	DM74L03N
A8U43	1820-1117		IC GATE	07263	9L86PC
A8U44	1820-0596		IC DM74L 74N	27014	DM74L74N
A8U45	1820-0584		IC DM74L 02N	27014	DM74L02N
A8U46	1820-0586		IC DM74L 04N	27014	DM74L04N
A8U47	1818-0134	1	IC MM1101A/A1N	27014	MM1101A/A1N
A8U48	1820-0586		IC DM74L 04N	27014	DM74L04N
A8U49	1810-0183		NETWORK-RES 9-PIN SIP .1-PIN-SPCG	28480	1810-0183
A8U50	1810-0183		NETWORK-RES 9-PIN SIP .1-PIN-SPCG	28480	1810-0183
A8U51	1820-1112		IC DGTL SN74LS74N FLIP-FLOP	01295	SN74LS74N
A8VR1	1902-0025	1	DIODE-ZNR 10V 5% DO-7 PD=.4W TC=+.06%	04713	SZ10939-182
A8VR2	1902-0049		DIODE-ZNR 6.19V 5% DO-7 PD=.4W TC=+.022%	04713	SZ 10939-122
A8XA7	1251-2915	1	CONNECTOR; PC EDGE; 25-CONT; DIP SOLDER	71785	252-25-30-300
A9	0960-0430	1	ASSY, H.V. MULTIPLIER	28480	0960-0430
A10	01600-66510	1	BOARD ASSY, DIGITAL SWITCH	28480	01600-66510
A10S1	3100-3238	1	SWITCH, ROTARY	28480	3100-3238
A10W1	8120-0621		CABLE CA ASSY 14-COND 26AWG	28480	8120-0621
A10W2	8120-0621		CABLE CA ASSY 14-COND 26AWG	28480	8120-0621

Table 6-3. List of Manufacturers' Codes

MFR NO.	MANUFACTURER NAME	ADDRESS	ZIP CODE
GM005	DEUTSCHE VITROHM GMBH & CO	GERMANY	
01121	ALLEN BRADLEY CO	MILWAUKEE WI	53212
01295	TEXAS INSTR INC SEMICOND CMPNT DIV	DALLAS TX	75231
02735	RCA CORP SOLID STATE DIV	SOMMERVILLE NJ	08876
03888	PYROFILM CORP	WHIPPANY NJ	07981
04713	MOTOROLA SEMICONDUCTOR PRODUCTS	PHOENIX AZ	85008
06560	AIRCO SPEER ELEK DIV AIR RDCN CO	NOGALES AZ	85621
07088	KELVIN ELECTRIC CO	VAN NUYS CA	91401
07263	FAIRCHILD SEMICONDUCTOR DIV	MOUNTAIN VIEW CA	94040
12697	CLAROSTAT MFG CO INC	DOVER NH	03820
13103	THERMALLOY CO	DALLAS TX	75247
14099	SEMTECH CORP	NEWBURY PARK CA	91320
16299	CORNING GL WK ELEC CMPNT DIV	RALEIGH NC	27604
18324	SIGNETICS CORP	SUNNYVALE CA	94086
19701	MEPCO/ELECTRA CORP	MINERAL WELLS TX	76067
24226	GOWANDA ELECTRONICS CORP	GOWANDA NY	14070
24546	CORNING GLASS WORKS (BRADFORD)	BRADFORD PA	16701
24995	ENVIRONMENTAL CONTAINER SYSTEMS INC	PALO ALTO CA	94304
27014	NATIONAL SEMICONDUCTOR CORP	SANTA CLARA CA	95051
27264	MOLEX PRODUCTS CO	DOWNERS GROVE IL	60515
28480	HEWLETT-PACKARD CO CORPORATE HQ	PALO ALTO CA	94304
32997	BOURNS INC TRIMPOT PROD DIV	RIVERSIDE CA	92507
34335	ADVANCED MICRO DEVICES INC	SUNNYVALE CA	94086
34649	INTEL CORP	MOUNTAIN VIEW CA	94040
4G819	OVERLAND PRODUCTS CO	FREMONT NE	68025
56289	SPRAGUE ELECTRIC CO	NORTH ADAMS MA	01247
71400	BUSSMAN MFG DIV OF MCGRAW-EDISON CO	ST LOUIS MO	63017
71450	CTS CORP	ELKHART IN	46514
71744	CHICAGO MINIATURE LAMP WORKS	CHICAGO IL	60640
71785	TRW ELEK COMPONENTS CINCH DIV	ELK GROVE VILLAGE IL	60007
72136	ELECTRO MOTIVE MFG CO INC	WILLIMANTIC CT	06226
73138	BECKMAN INSTRUMENTS INC HELIPOT DIV	FULLERTON CA	92634
73899	J F D ELECTRONICS CORP	BROOKLYN NY	11219
74276	SIGNALITE INC	NEPTUNE NJ	07753
75042	TRW INC PHILADELPHIA DIV	PHILADELPHIA PA	19108
80033	PRESTOLE EVERLOCK INC	TOLEDO OH	43605
82389	SWITCHCRAFT INC	CHICAGO IL	60630
84048	TRW INC ST PETERSBURG DIV	ST PETERSBURG FL	33702
84411	TRW CAPACITOR DIV	OGALLALA NE	69153
9D949	AMPHENOL SALES DIV OF BUNKER-RAMO	HAZELWOOD MO	63042

SECTION VII

MANUAL CHANGES

7-1. INTRODUCTION.

7-2. This section contains information required to backdate or update this manual for a specific instrument. Description of special options and standard options are also in this section.

7-3. MANUAL CHANGES.

7-4. This manual applies directly to the instrument having the same serial prefix shown on the manual title page. If the serial prefix of the instrument is not the same as the one on the title page, find your serial prefix in table 7-1 and make the changes to the manual that are listed for that serial prefix. When making changes listed in table 7-1, make the change with the highest number first. Example: if backdating changes 1, 2, and 3 are required for your serial prefix, do change 3 first, then change 2, and finally change 1. If the serial prefix of the instrument is not listed either in the title page or in table 7-1, refer to an enclosed MANUAL CHANGES sheet for updating information. Also, if a MANUAL CHANGES sheet is supplied, make all indicated ERRATA corrections.

Table 7-1. Manual Changes

Serial Prefix	Make Changes
1510A	1

7-5. SPECIAL OPTIONS.

7-6. Most customer special application requirements and/or specifications can be met by factory modification of a standard instrument. A standard instrument modified in this way will carry a special option number, such as Model 0000A/Option C01.

7-7. An operating and service manual and a manual insert are provided with each special option instrument. The operating and service manual contains information about the standard instrument. The manual insert for the special option describes the factory modifications required to produce the special option instrument. Amend the operating and service manual by changing it to include all manual insert information (and MANUAL CHANGES sheet information, if applicable). When these changes are made, the operating and service manual will apply to the special option instrument.

7-8. If you have ordered a special option instrument and the manual insert is missing, notify the nearest Hewlett-Packard Sales/Service Office. Be sure to give a full description of the instrument, including the complete serial number and special option number.

7-9. STANDARD OPTIONS.

7-10. Standard options are modifications installed on HP instruments at the factory and are available on request. Contact the nearest Hewlett-Packard Sales/Service Office for information concerning standard options.

7-11. MANUAL CHANGE INSTRUCTIONS.

CHANGE 1

Table 6-2,
- A8: Change HP Part No. and Mfr Part No. to 01600-66508.
- Add: A8CR4, HP Part No. 1901-0040, DIODE-SWITCHING 2 NS 30 V 50 MA, Mfr Code 28480, Mfr Part No. 1901-0040.
- Delete: A8CR6.
- A8R8: Change to HP Part No. 0684-2721, RESISTOR-FXD 2.7K 10% .25W FC TC = —400/+600, Mfr Code 01121, Mfr Part No. CB2721.
- Add: A8R24, HP Part No. 0757-0438, RESISTOR-FXD 5.11K 1% .125W F TC = 0 ±100, Mfr Code 24546, Mfr Part No. C4-1/8-T0-5111-F.
- Delete: A8R50.
- Delete: A8R51.
- A8U13: Change to HP Part No. 1820-0584, IC DGTL DM 74L02N, Mfr Code 27014, Mfr Part No. DM74L02N.
- A8U18: Change to HP Part No. 1820-0658, IC DGTL MULTIPLEXER, Mfr Code 07263, Mfr Part No. 93L12DC.
- A8U24: Change to HP Part No. 1820-0658, IC DGTL MULTIPLEXER, Mfr Code 07263, Mfr Part No. 93L12DC.
- A8VR1: Change to HP Part No. 1902-3139, DIODE-ZNR 8.25 V 5% DO-7 PD = .4W TC = ±.053%, Mfr Code 04713, Mfr Part No. SZ 10939-158.

Figure 8-28,
Replace A8 component locator with figure 7-1.

Figure 8-29,
Replace schematic 15 with figure 7-2.

Figure 8-31,
Replace schematic 17 with figure 7-3.

Figure 8-33,
Replace schematic 19 with figure 7-4.



REF DESIG	GRID LOC	REF DESIG	GRID LOC
C1	J-5	R36	D-4
C2	C-5	R37	C-5
C3	J-5	R38	D-4
C4	L-5	R39	C-1
C5	L-5	R40	C-1
C6	B-2	R41	C-1
C7	C-3	R42	B-5
C8	C-1	R43	E-4
C9	D-5	R44	L-1
C10	C-5	R45	F-2
C11	C-2	R46	K-4
C12	C-4	R47	K-4
C13	E-4	R48	H-1
C14	L-5	R49	L-1
CR1	H-2	U1	B-1
CR2	I-5	U2	B-2
CR3	I-5	U3	B-3
CR4	I-5	U4	B-4
CR5	C-1	U5	B-4
L1	K-5	U6	B-5
L2	K-5	U7	C-1
P1	F-6	U8	C-2
P2	F-6	U9	C-2
P3	D-1	U10	C-3
P4	F-1	U11	C-4
P5	L-2	U12	D-1
P6	L-3	U13	D-2
P7	L-6	U14	D-3
Q1	D-4	U15	D-3
Q2	D-4	U16	D-4
Q3	K-4	U17	D-5
Q4	K-2	U18	F-1
R1	G-4	U19	F-2
R2	C-5	U20	F-3
R3	G-4	U21	F-4
R4	F-3	U22	F-4
R5	F-3	U23	F-5
R6	F-3	U24	H-1
R7	F-3	U25	G-2
R8	K-4	U26	G-2
R9	I-2	U27	G-3
R10	L-2	U28	G-3
R11	D-1	U29	G-4
R12	H-1	U30	G-4
R13	H-2	U31	I-1
R14	K-1	U32	I-2
R15	J-3	U33	I-2
R16	E-3	U34	I-3
R17	E-3	U35	I-3
R18	F-3	U36	I-4
R19	F-3	U37	I-4
R20	E-3	U38	J-1
R21	B-2	U39	J-2
R22	B-2	U40	J-3
R23	I-5	U41	J-3
R24	I-5	U42	J-2
R25	I-5	U43	K-1
R26	D-1	U44	K-2
R27	B-4	U45	K-3
R28	B-4	U46	K-3
R29	C-4	U47	K-4
R30	C-4	U48	D-1
R31	C-5	U49	L-2
R32	C-4	U50	L-3
R33	C-4	VR1	K-4
R34	C-5	VR2	C-5
R35	C-2	XA7	I-5

Figure 7-1.
Replacement Page for Figure 8-28 Parts Identification, Board Assembly A8


C8
P3
P4
U1
R41
R40
R39
U7
R26
R11
U12
U18
U24
CR5
R35
R45
C6
C11
U48
U25
R21
U8
U19
U26
R22
U13
U2
U9
U27
U14
R20
R16
R17
R19
R18
R7
R6
R4
R5
U3
C7
U10
U28
U15
U20
U4
C12
U11
U21
R1
U29
R27
R52
R30
R36
R53
Q1
U16
U5
R29
U22
R32
R38
U30
R3
R28
C10
R33
Q2
C13
R43
R41
U17
U23
U6
R34
R31
C3
C9
R42
VR2
R2
C11
P1



Figure 7-2. Replacement Page for Schematic 15, Data Routing and Multiplexing Replacement


P/O A8 DIGITAL DISPLAY ASSY
+5V
R10
10K
16 67
LXPG1
U36F
22
P/O P6
HBCDX
6000
P/OU50
1,9
+5V
16 64
HTAD
16 69
HTBD
4 45
P/O P4
HBCD
4 39
P/O P3
LMAP
12 30
P/O P2
DATA
U46F
U43B
U34F
U26C
U45D
U43C
U43D
22
P/O P5
XDSPD
16 62
B DATA
U31A
LEXOR
37 17
16 64
HTAD
U39B
4 37
P/O P3
LEXOR
U39E
U38B
U38A
+5V
R14
10K
16 67
LXPG1
U39F
U38D
22
P/O P5
HBRXT
4 85
HSTR
U19A
U26B
19 76
HDR + HSSS
14 34
P/O P1
HE
U9A
4 44
P/O P4
HPOS



PARTS ON THIS SCHEMATIC

P/OA5	P/OA8
P/O P2 R2	C6, 7 CR2-4 P/O P1, 3-5 7 R16-25,45,48 U2,3, 9, 10,
CHASSIS	13, 14, 18-22 24-27, 30,
R6	31, 37 P/O U4 P/O XA7

17

Figure 7-3.
Replacement Page for Schematic 17, Blanking Control


+12V
C7
1.0UF
U10
−6V
+5VA
U20A
D
Q
NC
CK
CLR
R45
10K
+5V
U25C
U48C
U25A
U19D
NC
U18
Z
S2
S1
S0
U27A
+5VA
DSPCK
U26A
HC BLK
U25B
U19
R21
50K
C6
6.8UF
100ms
U2B
U3D
R22
1000
HNCQ
U14
HTBD
LEXOR
LXPG1
HSB
U25D
HTAD
HSA
U25E
U13A
HSTR
LSSS
+5VB
U30B
PR
DSPCK


P/O A8 DIGITAL DISPLAY ASSY
4 90
22
P/O XA7
BB
HTWO
P/O P5
6
LX BLK
COLUMN BLANKING
P/O A5
P/O P4
R3
1000
P/O P2
4
+5V
R6
5000
3
P/O P1
7
7
R20
27.4K
5
−12V
R16
22.1K
R17
47.5K
16 61
H3
H2
H1
H0
5
4
2
1
U27A
3
R18
100K
R19
200K
+5VA
19 33
11 24
H
P/O P1
HTRG
11 28
N
HVGT
4 40
4
P/O P3
LXPMP
12 32
J
P/O P1
HEMAP



Figure 7-4. Replacement Page for Schematic 19, Display Clock Generator and Display Reset


K
100 kHz CLK
92 16
DSPCK
DSPCK
73 16,17
U4C
U4D
74 18
+5V
R42
10K
C14
22UF
U6A
PR
CLR
LSSS
75 17
U15A
U15B
U15D
U9B
U9D
U9F
HNCQ
U15C
U19C
+5V
R43
1000
U23B
U23A
NC
18 38
HSA
18 36
HSB
LA/B
16 67
LXPG1
+5V


P/O A8 DIGITAL DISPLAY ASSY
DISPLAY CLOCK GENERATOR U1
15 47
HMAP
+5V
R39 1000
10
12 PR 9
D Q
U1B
11 CK Q 8
13 CLR
R40 1000
+5V
4
2 PR 5
D Q
U1A
3 CK Q 6
1 CLR
R41 1000
+5V
10
9
U4C
C14 22UF
92
21
P/O XA7
F
100 kHz CLK
27
11
P/O P1
2
HR1
18 70
LRST
33
13
F
HNCQ
15 52
9
8
41
4
P/O P4
10
LHAB
26
11
P/O P1
K
HDR
16 66
LVTC
22
P/O P5
1
LXDPR

SECTION VIII

SCHEMATICS AND TROUBLESHOOTING

8-1. INTRODUCTION.

8-2. This section contains schematics, repair and replacement information, component-identification illustrations, waveforms, test conditions, trouble-shooting charts, timing diagrams, and truth tables for the Model 1600A.

8-3. REPAIR AND REPLACEMENT.

WARNING

Read the safety summary at the front of this manual before troubleshooting the instrument.

8-4. The following paragraphs provide procedures for removal and replacement of assemblies, sub-assemblies, and components in the Model 1600A. Special servicing instructions for circuit boards and integrated circuits are covered in paragraphs 8-13 through 8-17. Section VI provides a detailed parts list for use in ordering replacement parts.

8-5. MECHANICAL DISASSEMBLY AND BOARD REMOVAL.

NOTE

Refer to illustrations in Section VI for locations of mechanical parts (MP reference designations).

8-6. Data Acquisition Board A1 Removal. (See figure 8-1.)

a. Disconnect main power and remove top and bottom covers (MP3 and MP4).

b. Remove wires from square pins on component side of A1 board.

c. Remove four screws attaching A1 board to brackets MP39 and MP41.

d. Lift back of A1 board until connectors A1XA8P1 and A1XA8P2 are disconnected from A8 board.

e. Slide A1 board back from front panel until switches and connectors are disengaged, then tilt rear of A1 board up.

f. Disconnect ribbon connectors J5 through J9 on circuit side of A1 board.



Figure 8-1. Data Acquisition A1/Trigger Switch A6 Board Removal

8-7. Trigger Switch Board A6 Removal. (See figure 8-1.)

a. Remove Data Acquisition board A1 (paragraph 8-6).

b. Remove two mounting screws that hold Trigger Switch board to front-panel assembly.

c. Pull Trigger Switch board away from front panel and lift out.

8-8. High Voltage Board Assembly A2 Removal.

a. Disconnect main power and remove top and bottom covers (MP3 and MP4).

b. Remove plastic HV cover MP42.

c. Discharge post accelerator, cathode, and grid to ground and disconnect post accelerator connector.

d. Unsolder leads to CRT base and FOCUS pot on A2 board.

e. Disconnect pin connectors A2P1 and A2P3 on A2 board.

f. Remove three screws that hold A2 board and one screw holding HV Multiplier A9 to HV bracket MP37.

g. Pull A2 board out of instrument from top.

h. Carefully work HV Multiplier under and away from power switch S1.

8-9. Analog Board A7 Removal. (See figure 8-2.)

a. Disconnect main power cable and remove top and bottom covers (MP3 and MP4).

b. Disconnect cable to connector A7P2.

c. Remove single retaining screw and disconnect A7 board from A8 board.

d. Pull A7 board toward rear of instrument to disengage switches from front panel and carefully work board out of instrument.



Figure 8-2. Analog Board A7 Removal

CAUTION

When reinstalling A7 board, be careful to avoid damaging ribbon cables connecting A6 and A10 boards to the A1 board.

8-10. Digital Board A8 Removal. (See figure 8-3.)

a. Remove Analog Board A7 (paragraph 8-9).

b. Disconnect all cable connectors from A8 board.

c. Remove four mounting screws that hold A8 board to bracket MP39.

d. Disconnect A8 board from A1 board.

e. Lift A8 board from instrument.



Figure 8-3. Digital Board A8 Removal

8-11. Switch Boards A4 and A5 Removal.

a. Disconnect cables from boards A4 and A5.

b. Remove mounting screws that hold switch boards A4 and A5 to front panel.

c. Carefully remove boards from front panel.

8-12. CRT Removal. (See figure 8-4.)

a. Disconnect main power.

b. Remove light shield MP25 on front panel.

c. Remove CRT bezel MP21 and blue safety shield MP24.

d. Remove CRT socket cover MP43 from rear panel.

e. Loosen CRT clamp MP36.

f. Discharge post accelerator, cathode and grid to ground.

g. Disconnect post accelerator connector.

h. Disconnect wires to CRT neck pins and remove CRT socket.

i. With one hand align CRT shield with front panel and remove CRT by pushing CRT base forward with other hand.



Figure 8-4. CRT Removal

8-13. SERVICING CIRCUIT BOARDS. This instrument uses circuit boards with plated-through component holes. This allows soldered-in components to be removed or replaced from either side of the board. HP Service Note M-20E contains additional information on the repair of circuit boards.

8-14. SEMICONDUCTOR REPLACEMENT. Figure 8-5 is included to help identify the leads in the common shapes and sizes of semiconductor devices. When removing or replacing a semiconductor, use long-nosed pliers as a heat sink between the device and the soldering iron.



Figure 8-5. Semiconductor Terminal Identification

8-15. INTEGRATED CIRCUIT REPLACEMENT. Figure 8-30. provides power, ground and logic connections for integrated circuits used in the Model 1600A. Soldered IC units may be removed with soldering irons which simultaneously heat all connections (available from various manufacturers). Soldering irons with build-in desoldering tools facilitate quick removal.

CAUTION

Unless an IC has definitely failed, exercise care to prevent damage when removing or replacing it.

8-16. When replacing an IC, note the mark or notch used for orientation. The component identification illustrations and the IC pin-location diagrams in figure 8-1 show IC orientation.

8-17. INTEGRATED CIRCUIT HANDLING. Many of the integrated circuits in the Model 1600A are in the CMOS family of digital devices. CMOS devices can be damaged by static voltages present in the service environment. To protect CMOS devices during handling, the following procedures are suggested:

a. Ground all test equipment.

b. Use grounded-tip soldering irons.

c. Disconnect all low-impedance test equipment (such as pulse generators) from device inputs before removing dc power supplies.

d. Store unused CMOS devices in conductive rails or conductive foam, or short all device leads together.

8-18. TROUBLESHOOTING.

8-19. The most important prerequisites for successful troubleshooting are an understanding of the instrument functional operation and the correct use of front-panel controls. Suspected malfunctions may be caused by improper control settings. Before performing the test and/or troubleshooting procedures, refer to Section III for an explanation of controls, connectors, and general operating considerations, and to Section IV for an explanation of circuit functional operation.

8-20. If trouble is suspected, visually inspect the instrument. Look for loose or burned components that might suggest a source of trouble. Check to see that all circuit board connections are making good contact and are not shorting to an adjacent circuit. If no obvious trouble is found, check the instrument supply voltages, and the external power sources.

8-21. FAULT ISOLATION. Figure 8-6 provides a fault isolation procedure in flow-chart form. Malfunctions can be isolated to a specific circuit or component by following the indicated step-by-step instructions. Refer to the mnemonics table in Section IV for a list of mnemonic definitions, flow charts, block diagrams, and simplified schematics of circuits contained in the Model 1600A.



NOTE 1: MODEL 1600A FRONT PANEL TROUBLESHOOTING SETUP:

SAMPLE MODE	SGL
DISPLAY MODE	TABLE A & B
TRIGGER MODE	START DSPL
WORD	ON
DELAY	OFF
THUMBWHEELS	ALL 0's
COLUMN BLANKING	FULL CCW
LOGIC	POS
BYTE	4 BIT
INTENSITY	12 O'CLOCK
FOCUS	12 O'CLOCK

Figure 8-6. Troubleshooting Chart (Sheet 1 of 2)

CHART A.
SYSTEM TROUBLESHOOTING




SET UP MODEL 1600A PER NOTE 1
APPLY POWER
ONE'S AND ZERO'S DISPLAYED IN TABLES A AND B
NO
GO TO TROUBLESHOOTING CHART B (SHEET 2)
YES
1
ADJUST FOCUS
ADJUST INTENSITY FOR INTENSIFIED TOP WORD IN TABLE A
IS TOP WORD INTENSIFIED
NO
CHECK LECMP (SCHEMATIC 14) AND HTWD (SCHEMATIC 17)
YES
ADJUST COLUMN BLANKING FULL CW
ALL COLUMNS BLANKED EXCEPT LSB
NO
CHECK COLUMN BLANKING CKT (SCHEMATIC 17)
YES
A
A
CHANGE BYTE FROM 4 BIT TO 3 BIT
3-BIT BYTES DISPLAYED
NO
CHECK HBCD HDCT, AND ROM A7U14 (SCHEMATICS 15
YES
CHANGE LOGIC FROM POS TO NEG
DID ONE'S CHANGE TO ZERO'S AND ZERO'S CHANGE TO ONE'S
NO
CHECK HPOS (SCHEMATIC 1
YES
SET TRIGGER MODE TO END DISPLAY
IS BOTTOM WORD INTENSIFIED
NO
CHECK HSTRT AND WORD INTENSIF CKT (SCHEMATIC 14
YES
B

SETUP FOR CHART C.

EQUIPMENT AS SHOWN

)A CONTROLS AS FOL-

..... ⌐¯
..... TTL

..... HI
..... TRIG
..... REPET

..... ON
..... NORM
..... LOCAL
..... ON
..... TABLE A
..... ALL HI

RMS SHOWN IN FIGURE
) DATA INPUTS.



Figure 8-6. Troubleshooting Chart (Sheet 2 of 2)



NOTE 2: INSTRUMENT SETUP F

A. CONNECT TEST EQUIPME
IN FIGURE 5-1.

B. SET MODEL 1600A CONTI
LOWS:

CLOCK.....
THLD .....
QUALIFIER
Q0, Q1.....
DSPL/TRIG .....
SAMPLE MODE.....
TRIGGER MODE
START DSPL.....
NORM/ARM .....
LOCAL/BUS .....
WORD.....
DISPLAY MODE .....
TRIGGER WORD.....

C. APPLY WAVEFORMS SHOV
5-2 to CLOCK AND DATA IN

CHART B.
DISPLAY TROUBLESHOOTING





Figure 8-7.
Model 1600A Block Diagram (Sheet 1 of 2)


THLD
TTL
VAR
VAR SET
VAR MEAS
THRESHOLD
VOLTAGE
THRESHOLD
SUPPLY
CLOCK
CLOCK
SELECT
SS/SI
CLOCK
FROM
SYSTEM
UNDER
TEST
CLOCK
PROBE
PCLK
NCLK
DATA
PROBE
D0-5
DATA
PROBE
D6-11
DATA
PROBE
D11-15, Q0, Q1
DATA
FROM
SYSTEM
UNDER
TEST
TEMPORARY
DATA
STORAGE
5


TRIG BUS
TRIGGER WORD
B
HTWO
TRIGGER
WORD
SWITCHES
LO
HI


A
J
C
HNCQ
HVGT
HTRG
HEMAP
DISPLAY DATA SWITCH
12
CLOCK GENERATOR
20
K
AM0-15
16 LINES
R
SM0-15
16 LINES
100KHZ CLK
H
E
F
L
HSSS
HDR
HR1
HMAP
DISPLAY RESET
19
LGD
LDSPR
LA ≠ B
LHAB
HSA
HSB
LRST
HMR*
MD0-MD15
LMAP
LPOS-LMAP
LXDPR
LXPGI
DSPCK
LGD
LVTC
LDSPR
HDSPR
DSPCK
LRST
O
D
LRST
HMR*
MD0-MD15
LMAP
HCRCL
G
V0-V3
DISPLAY STATE COUNTERS/ B-MEMORY
16
HSB
LCRCL
HTAD
HTBD
HSTAB
DATA
DATA ROUTING/ MULTIPLEXING
15
A - DATA
HTBD
HTAD
B - DATA
LCRCL
WORD INTENSITY
14
HE
M
LXPG1
LPOS-HMAP
HMAP
HOCT
HSTR
50 kHz CLK
LWDX
XDSPP
LWEX
LXPG2
EDTBS
LXPG3
MEMORY ADDRESS 8 LINES
HBRXT
XDSPD
HBCDX
I/O PORT
22
I
L
HSTR
HMAP
HBCD
LMAP
LEXOR
HPOS
DISPLAY/SAMPLE MODE SWITCHES
4
LHZ
LVZ
LECMP



Figure 8-7. Model 1600A Block Diagram (Sheet 2 of 2)



1

Figure 8-8.
Schematic 1, Model 1600A Interconnection Diagram


(2)
(0)
A9
IN
GND
OUT
(1)
(1)
(4)
(5)
(2)
V1
X-POSITION
Y-POSITION
X-GAIN
Y-GAIN
R4
R5
R2
R3
A2P2
W6
L1
W12J1
A7P2
A7 ANALOG DISPLAY ASSY
A7P1
A8XA7
A8 DIGITAL DISPLAY ASSY
A5 SW ASSY
W4
DATA HELD
DS5
COLUMN BLANKING
R6
DISPLAY TIME
R9
NC
W4J1
A5P2
A5P1
W2J2
W2
W2J1
A8P4
A4 SW ASSY
W3
DS2
DS3
DS1
DS4
NO CLOCK
NO ARM
NO QUAL
NO TRIG
W3J1
A4P2
A4P1
W1J2
W1
W1J1
A8P3
W8
A3J1
A8P7
W5
I/O PORT
J6
W5J1
A8P5
A8P6
A


INTENSITY
FOCUS
R7
R8
(923)
(926)
(6)
(4)
(2)
A2P3
A2 HVPS ASSY
A2P2
Q3
E
B
C
W7
(3)
(1)
(4)
A2P1
W9J1
W9
S2
LINE SELECTOR
T1
A3 LVPS ASSY
(1)
(8)
(0)
(1)
(9)
(6)
S1
LINE
(0)
(3)
(6)
(4)
F1
(918)
(4)
(40)
P1
(5)
(50)
(98)
(928)
(20)
(54)
(5)
CR1
(1)
(5)
(4)
J5
LOGIC PROBE
(905)
A
W14
U1
IN
CASE
OUT
(924)
(0)
(92)
W16
U2
IN
GND
OUT
(907)
(0)
(97)
W15
Q1
E
B
C
(4)
(5)
(6)
Q2
E
B
C
(4)
(5)
(6)



REF DESIG	GRID LOC	REF DESIG	GRID LOC
C1	H-5	Q3	C-6
C2	C-5	Q4	F-4
C3	G-4	R1	H-4
C4	H-1	R2	H-3
C5	E-5	R3	C-6
C6	E-6	R4	C-6
C7	E-6	R5	C-6
C8	E-7	R6	G-2
C9	B-6	R7	C-6
C10	E-4	R8	D-6
C11	G-5	R9	D-6
C12	H-1	R10	D-6
C13	F-4	R11	D-5
C14	H-3	R12	B-6
C15	H-2	R13	B-5
C16	H-2	R14	B-5
CR1	H-3	R15	B-6
CR2	H-2	R16	B-6
CR3	H-2	R17	B-5
CR4	G-2	R18	B-6
DS1	H-3	R19	A-5
F1	F-3	R20	B-5
F2	F-4	R21	B-6
F3	F-3	R22	E-4
F4	H-4	R23	E-4
F5	H-6	R24	B-6
MP1	F-1	U1	C-5
MP3	F-1	U2	B-6
Q1	D-6	VR1	D-6
Q2	F-2	VR2	D-5
		VR3	E-4

Figure 8-9. Parts Identification, Board Assembly A3


A
B
C
D
1
2
3
4
5
6
7
8
R19
R17
R20
R14
R15
R12
R13
Q3
U2
R18
R21
R24
C9
R16
C2
U1
R7
R5
R4
R3
VR2
R11
R8
R10
Q1
VR1
R9
C7
C6
C8



Figure 8-10.
Schematic 2, Low-voltage Power Distribution (Sheet 1 of 2)


Y
F1
0.62A
R1
270K
R2
100K
C1
250UF
DS1
R3
100K
R4
3160
R5
3000
8
V+
VREF
4
3
NI
V–
5
U
F2
1A
C3
4500UF
C4
0.47UF
(924)
U1
IN
OUT
CASE
(92)
C12
1UF
(0)
F3
1A
C5
4500UF
C6
0.47UF
(907)
U2
IN
OUT
GND
(97)
C7
1UF
(0)
(6)
Q1
(4)
(5)
F4
5A
(6)
Q2
(4)
(5)
+12V RE
C8
22000UF
Q3
R17
750
5V
ADJ
R18
500
R19
2200
C13
1UF
A
G
Q4
C
R23
10
U2


Y
F1
0.62A
R1
270K
R2
100K
C1
250UF
DS1
R3
100K
R4
3160
R5
3000
8
V+
VREF
4
3
NI
V–
5
F2
1A
C3
4500UF
C4
0.47UF
(924)
U1
IN
OUT
CASE
(92)
C12
1UF
(0)
F3
1A
C5
4500UF
C6
0.47UF
(907)
U2
IN
OUT
GND
(97)
C7
1UF
(0)
(6)
Q1
(4)
(5)
F4
5A
(6)
Q2
(4)
(5)
+12V R
C8
22000UF
Q3
R17
750
5V
ADJ
R18
500
C13
1UF
A
R19
2200
G
Q4
C
R23
10



PARTS ON THIS SCHEMATIC

P/OA3	CHASSIS
C1-16 CR1-4 DS1 F1-5 Q1-4 R1-24 U1, 2 VR1-3 W1, 2	CR1 J5, 6 P1 Q1, 2 S1, 2 T1 U1, 2



Figure 8-10.
Schematic 2, Low-voltage Power Distribution (Sheet 2 of 2)


P/O A8 DIGITAL DISPLAY ASSY
P/O W8
P/O P7
P/O XA7
P/O P1
P/O A
+110V
L2
1000
+110V
+12V
C5
1UF
C1
22UF
R2
330
-12V
-6V
C2
22UF
VR2
6.19V
C3
0.1UF
+12V UNREG
P/O P2
P/O XA8P2
+5V
L1
75
+5V
+5V
R1
1000
+5VA
+5VB
R3
1000
FROM
SCHEMATIC 2
SHEET 1
P/O A2 HV ASSY
P/O W9
P/O P1
+110V UNREG
+110V
+12V UNREG
+12V
C18
0.47UF
-12V
GND
C19
0.47UF



REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC
C1	E-1	C15	B-3	CR10	C-3	R1	C-1	R16	F-6	R31	A-3
C2	C-2	C16	D-5	CR11	C-3	R2	C-1	R17	B-2	R32	B-3
C3	D-1	C17	D-2	F1	B-2	R3	D-1	R18	B-1	R33	C-5
C4	D-2	C18	A-1	L1	C-2	R4	D-1	R19	B-4	R34	C-5
C5	D-2	C19	A-1	L2	E-1	R5	C-2	R20	B-3	R35	F-1
C6	D-4	CR1	E-2	L3	D-2	R6	D-2	R21	A-3	R36	E-1
C7	D-4	CR2	E-2	P1	B-4	R7	D-1	R22	A-2	R37	E-1
C8	D-6	CR3	F-3	P2	F-2	R8	D-2	R23	A-2	R38	F-1
C9	D-3	CR4	E-5	P3	B-5	R9	F-4	R24	A-2	R39	B-1
C10	D-5	CR5	E-5	Q1	B-2	R10	F-4	R25	A-2	R41	E-1
C11	B-3	CR6	B-4	Q2	B-2	R11	F-4	R26	B-3	R42	E-1
C12	B-2	CR7	A-3	Q3	B-3	R12	F-5	R27	B-2	R43	D-4
C13	A-3	CR8	C-3	Q4	B-3	R13	F-5	R28	B-2	R44	D-6
C14	A-3	CR9	C-3	Q5	B-3	R14	F-5	R29	A-3	U1	D-1
						R15	F-6	R30	A-3		

1600A-036

Figure 8-11. Parts Identification, Board Assembly A2

WAVEFORM MEASUREMENT CONDITIONS
SCHEMATIC 3

1. Set Model 1600A controls as follows:

SAMPLE MODE	SGL
DISPLAY MODE	TABLE A & B
TRIGGER MODE	START DSPL
WORD	ON
DELAY	OFF
THUMBWHEELS	ALL 0's
COLUMN BLANKING	FULL CCW
LOGIC	POS
BYTE	4 BIT
INTENSITY	12 O'CLOCK
FOCUS	12 O'CLOCK

2. Trigger oscilloscope on DSPCK (A8U4C, PIN 8).



1600A-082-09-75

Figure 8-12. Schematic 3, High-voltage Power Supply and Gate Amplifier (Sheet 1 of 2)



3

Figure 8-12.
Schematic 3, High-voltage Power Supply and Gate Amplifeir (Sheet 2 of 2)


HV REGULATOR
U1
+12V
A2 A1 HV XFMR
ASSEMBLY
T1
TOP VIEW A2A1
R7
560
L3
220
C4
.047UF
-12V
R6
10K
R5
100
C2
2.2UF
CR1
R9
100K
R11
560
R10
15K
CR3
R12
4700
GAP
CR4
GAP
CR5
GAP
R13
4700
R14
10M
C5
22UF
40 kHz
R8
1000
Q3
CR2
HV
OSCILLATOR Q3
C6
.022UF
C7
0.1UF
C8
.001UF
R17
100K
R18
133K
+12V
HV ADJ
C9
27
R43
470K
C10
1000
R32
50K
C14
.05UF
R29
4700
+110V
CR6
GATE
AMPLIFIER
Q1-Q5
Q1
R27
1210.
R31
9.09K
C12
0.1UF
R30
39K
Q4
R33
2200
CR8
CR10
CR9
+110V
UNREG
CR11
-12VF
R23
2150
R26
43.2K
C11
0.51
Q2
Q3
C13
.033UF
R22
1000
R25
1780
R24
3650
R28
1500
Q5
-12V
-12V
PATTERN
MESH
(945)
(934)
HORIZ
VERT
REAR VIEW CRT NECK
PIN CONNECTIONS


A2 HV POWER SUPPLY ASSEMBLY
C1
2.2UF
L2
100
R4
22M
R7
560
U1
R1
100K
C3
0.1UF
−12V
R3
1M
R2
100K
R6
10K
R5
100
C2
2.2
3
8
P/O P1
+12V UNREG
F1
0.8A
L1
40
C5
22
3
7
GND
C17
.047UF
HV ADJ
17 58
1
Z-AXIS GATE
R20
470
+12V
P/O P3
3
R21
12.1K
INTENSITY
R7
5000
Q1
CR7
2
1
R22
1000
PARTS ON THIS SCHEMATIC
A2
C1 - 19
CR1 - 11
DS1, 2
F1
J1 - 3
L1 - 3
L1 - 3
MP1, 2
Q1 - 5
R1 - 44
U1
P/O CHASSIS
A9
Q1
R1
R2



Figure 8-13. Parts Identification, Board Assemblies A4, A5, and A7